الجمهورية الجزائرية الديمقر اطية الشعبية

République Algérienne Démocratique et Populaire

وزارة التعليم العالي والبحث العلمي

Ministère de l'Enseignement Supérieur et de la Recherche Scientifique

Université Mohamed

Khider – Biskra

Faculté des Sciences

Exactes et Sciences de la

Nature et de la Vie



جامعة محمد خيضر - بسكرة كلية العلوم الدقيقة و علوم الطبيعة و الحياة

Thèse présentée en vue de l'obtention du diplôme de:

Doctorat LMD

En Physique

Option :

Physique des matériaux et composant Photonics

Thème

a-IGZO تصميم ترنزيستور الشرائح الرقيقة

Design of a-IGZO Thin film transistors

Par

Labed Mohamed

Jury

Nom et Prénom	Grade	Etablissement	Qualité
Meftah Amjad	Professeur	U.M.K. Biskra	Présidente
Sengouga Nouredine	Professeur	U.M.K. Biskra	Encadreur
Meftah Afak	Professeur	U.M.K. Biskra	Examinatrice
Oussalah Slimane	Directeur de la	CDTA. Alger	Examinateur
	recherche		

Acknowledgement

Firstly, I would like to express my sincere gratitude to my advisor **Prof. Sengouga Nouredine** for the continuous support of my Ph.D study and related research, for his patience, motivation, and immense knowledge. His guidance helped me in all the time of research and writing of this thesis. I could not have imagined having a better advisor and mentor for my Ph.D study.

Besides my advisor, I would like to thank the rest of my thesis committee: **Prof. Meftah Amjad**, **Prof. Meftah Afak**, and **Prof. Oussalah Slimane**, for their insightful comments and encouragement, but also for the hard question which incented me to widen my research from various perspectives.

My sincere thanks also goes to Prof. **You Seung Rim** who provided me an opportunity use his data and enhance my simulation results. With his support I make my results more valuable.

I would like to thank the Faculty of Fundamental Sciences (University of Biskra) for its financial support for the scientific visits to the University of Firat and Gazi. I would like to think. Laboratory of Metallic and Semiconducting Materials for all facility.

I would thank all my teachers from first class until today day Especially my first teacher in primary school **Bachir Mohamed**.I thank my fellow labmates in for the stimulating discussions and for all the fun we have had in the last four years. Also, I thank my friend's particular promo master physics 2015. I would thank my friends one by one for all my friend from **bouchagroune** and Turkey and for all people that I meet during in those 4 years.

Last but not the least, I would like to thank my family one by one: My grandparents, my parents to my brother and sister for supporting me spiritually, throughout study in PhD and my life in general.

My thanks again to my family who supported me morally and freed me from my family responsibilities so that I can achieve my goal. Special thanks go to my grandfather and my dad who supported me morally and financially.

اللهم لا علم لنا إلا ما علمتنا ، اللهم علمنا ما ينفعنا وانفعنا بما علمتنا،

إنك أنت العليم الحكيم

Abstract

Thin film transistors (TFT) have received great attention due to their applications in flat planed display, e-paper and flexible electronics. a-IGZO based TFTs have shown superior performance as far the stability is concerned. However, some issues remain to be treated properly. In this thesis, numerical simulation (by SILVACO ATLAS) was carried out to investigated three problems. The first, the effect of Hydrogen contamination of a-IGZO was investigated. It was found that donor defects near the valance band has no effect, while the mobility degradation induces a degradation in the TFT performance. Acceptor defects states near valance band is the reason of positive V_{th} shift. It is therefore concluded that near valance band defects are not donor defects but acceptor defects with a Gaussian distribution which can also degrade the mobility. The second, is the effect of different gate dielectrics. Four different insulators (SiO₂ Si₃N₄, Al₂O₃ and HfO₂) are examined. It is found that the output performance is significantly enhanced with high relative permittivity of the insulator. The HfO₂ gate insulator gives the best performance: lower threshold voltage 0.23V and subthreshold 0.09 Vdec⁻¹, and higher field effect mobility 13.73 cm² s⁻¹ V⁻¹, on current and I_{op}/I_{off} ratio 2.81 × 10⁻⁶ A,5.06 × 10¹² respectively. Therefore, The HfO₂ gate insulator showed high stability compared with other gate insulators materials. The third is a comparison of simulation to measurement of ultra-thin channel on the TFT performance. The thinner channel layer was found to have a better performance than the thicker channel layer. The 4 nm-thick, ultra-thin a-IGZO TFT exhibited high saturation mobility (7.56 cm² V⁻¹ s⁻¹), low threshold voltage (2.73 V), a small value of sub threshold swing (0.22 Vdec⁻¹) and a high on/off ratio (1.77×10^8) . It was also noticed that the threshold voltage (V_{th}) shifts negatively as the thickness increases. The 4 nm long channel TFT shows more stability under NIBS and PBS while 16 nm have a strong degradation under NIBS and PBS

Résumé

Les transistors à couches minces (TFT) ont fait l'objet d'une grande attention en raison de leurs applications en afficheur à écran plat, en papier électronique et en électronique flexible. Les TFT à base d'a-IGZO ont montré des performances supérieures en ce qui concerne la stabilité. Cependant, certains problèmes restent à traiter correctement. Dans cette thèse, une simulation numérique (par SILVACO ATLAS) a été réalisée pour étudier trois problèmes. Le premier est l'effet de la contamination par l'hydrogène d'a-IGZO a été étudié. On a examiné les défauts donneurs près de la bande de valence n'avaient aucun effet, la dégradation de la mobilité induisant une dégradation des performances du TFT. Les états de défauts de type d'accepteur près de la bande de valence sont la raison du décalage positif de tension de seuil. Il est donc conclu que les défauts proches de la bande de valence ne sont pas des défauts donneurs, mais des défauts accepteurs avec une distribution gaussienne qui peuvent également dégrader la mobilité. Le second est l'effet de différents diélectriques de la grille. Quatre isolants différents (SiO₂, Si₃N₄, Al₂O₃ et HfO₂) sont examinés. On constate que les performances de sortie sont considérablement améliorées avec une permittivité relative élevée de l'isolant. L'isolant de grille HfO₂ donne les meilleures performances : tension de seuil inférieure 0,23V et 0,09 Vdec⁻¹ sous-seuil et mobilité de champ supérieure 13,73 cm² s⁻¹ V⁻¹, sur le courant et le rapport marche / arrêt 2,81 \times 10⁻⁶ A ; 5,06 \times 10¹² respectivement. Par conséquent, l'isolant de grille HfO₂ a montré une stabilité élevée par rapport aux autres matériaux isolants de grille. La troisième travaille est une comparaison de la performance entre simulation et mesure de canal ultra mince . La couche de canal la plus mince s'est avérée plus performante que la couche de canal la plus épaisse. Le TFT ultramince a-IGZO de 4 nm d'épaisseur présentait une mobilité de saturation élevée (7,56 cm² V⁻ 1 s⁻¹), une tension de seuil faible (2,73 V), une faible valeur de sous-seuil (0,22 Vdec⁻¹) et un rapport du curent marche / arrêt élevé $(1,77 \times 10^8)$. Il a également été remarqué que la tension de seuil (V_{th}) se déplace négativement à mesure que l'épaisseur augmente. Le TFT à canal long de 4 nm montre plus de stabilité sous NIBS et PBS alors que 16 nm ont une forte dégradation sous NIBS et PBS

ملخص

ترانزستور الشرائح الرقيقة حضى باهمتام كبير من اجل تطبيقاته في الشاشات المصطحة ، الاوراق الالكترونية و الالكترونيات المرنة الترنستور انديوم غاليوم زينك اكسيد لا بلوري (a-IGZO) اظهر خصائص مميزة و اسقرار جيد بالاضافة الى نتائج الجيدة لكن هناك بعض الظو اهر التي يجب ان تدرس بإهتمام. في هذا العمل استعملت المحاكات الرقمية بواسطة (SILVACO ATLAS) من اجل در اسة ثلاث اشكاليات. او لا، در اسة تأثير شوائب الهيدروجين في مادة انديوم غاليوم زينك اكسيد. الدر اسة وجدت ان العيوب المانحة بالقرب من عصابة التكافئ ، ليس لها تأثير ، تقهقر الحركية يتسبب في تراجع أداء ترانزستور الشرائح الرقيقة. العيوب الاخدة بالقرب من عصابة التكافئ هي سبب الانزياح الى الموجب لقيم جهد العتبة. وجد ان العيوب من القرب عصابة التكافئ هي عيوب اخذة و ليست مانحة بالاضافة الى انها ذات توزيع غوسي كما ان هذه العيوب تسبب في تراجع قيم الحركية. ثانيا، تأثير عدة انواع من عوازل كعازل لبوابه، تم استعمال اربعة عوازل (اكسد السليوم ، نيتريد السليسوم ، اكسيد الاليمنيوم ، و اكسيد الهفنيوم) لدراسة تأثير العازل ، وجد ان اداء ترانزستور يتحسن بشكل ملحوظ مع عوازل ذات ثابت عزل كبير. العازل اكسيد الهفنيوم اظهر افضل نتائج حيث قيمة جهد العتبة 0.23 V و انحراف ما فوق جهد العتبة 0.09 Vdec⁻¹ . حركية التأثير الحقلي 13.73 cm² s⁻¹ V الاشتغال و نسبة تيار الاشتغال على تيار الاطفاء كانت على توالى 6-10 × A 2.81 × 10¹² بالاضافة اكيسد الهفنيوم اظهر استقرار جديد مقارنة مع العوازل الاخرى في هذه الدراسة. ثالثًا تمت مقارنة بين محاكات و قياسات تجربية لترانزستور ذو قناة جد رقيقة القناة ذو الطبقة الرقيقة اظهرت اداء افضل من القناة الاخثن . السمك 4 نانو متر للقناة ترنسيتور انديوم غاليوم زينك اكسيد لا بلوري اظهرت حركية تشبع عالية (7.56 cm² V⁻¹ s⁻¹) جهد عتبة صغير (2.73 V) ، و قيم صغيرة للانحارف ما فوق جهد العتبة (0.22 Vdec⁻¹) و قيم علية لنسبة التيار الشغيل على تيار الأطفاء .(108 × 1.77) . كما تم ملاحظة أن مع زيادة في السمك نلاحظ انزياح جهد العبتة نحو الاتجاه السالب . السمك 4 نانو متر للقناة ترنستور اظهر اكثر استقرار تحت اجهاد الجهد السالب و الاضاءة و اجهاد الجهد الموجب بينما 16 نانو متر اظهر اكثر تقهقر تحت اجهاد الجهد السالب و الاضاءة و اجهاد الجهد الموجب.

Table of Contents

Abstract	I
Résumé	
ملخص	III
Table of Cor	ntentsIV
List of Figure	esVIII
List of Table	s XII
General intro	oduction
Reference	s4
Chapter I Hi	story and physics of thin film transistors
I.1 Introdu	action
I.2 History	y of thin film transistors
I.2.1	Field effect device
I.2.2	TFT based on $a - Si: H$ and poly crystal Si
I.2.3	Organic TFT 12
I.2.4	Transparent Oxide Semiconductors TFT
I.3 Physic	s and modeling TFTs 16
I.3.1	Ideal MIS Capacitor structure
I.3.2	Gate bias and threshold voltage
I.3.3	MOSFET operation
I.3.4	Current-Voltage modulation

I.4 Thin f	Im Transistor	
I.5 Refere	nces	
Chapter II a	-IGZO thin films transistors	34
II.1 Introd	luction	
II.2 IGZC	properties	
II.2.1	Atomic structure	
II.2.2	Electronic structure of oxide	
II.2.3	Band structure	
II.2.4	Origin large Electron mobility in AOS	
II.2.5	Optical properties of a-IGZO	41
II.2.6	Defect levels in IGZO	43
II.3 Grow	th a-IGZO thin films by sol-Gel	46
II.3.1	Spin coating	
II.4 Chara	cterization a-IGZO thin films	
II.4.1	X-Ray Diffraction characterization	
II.4.2	UV-VIS Spectroscopy	
II.5 Fabrie	cation a-IGZO TFT	54
II.5.1	TFT structure	54
II.5.2	TFT process fabrication	57
II.6 [–] TFT	characteristics and performance indexes	59
II.6.1	I-V characteristics	59
II.7 Refer	ences	63
Chapter III S	Simulation and fabrication of a-IGZO thin film transistors	66
III.1 Intro	duction	

III.2 Simu	lation IGZO thin film transistors
III.2.1	Fundamentals of Device Simulation67
III.2.2	Simulation by SILVCO TCAD
III.2.3	Commands File71
III.3 Fabri	ication of thin film transistors by solution process
III.3.1	Cleaning79
III.3.2	Deposition a-IGZO thin films
III.3.3	Electrode deposition
III.4 Refe	rences
Chapter IV I	Results and discussion
IV.1 Intro	duction
IV.2 TFT	Structure and physical model
IV.3 Effec	ct of deep defects on the performance of amorphous indium gallium zinc oxide
thin film t	ransistor
IV.3.1	Near valance band defects
IV.3.2	Effect of the electron mobility96
IV.4 Simu	lation the influence of the gate dielectrics in amorphous indium-gallium-zinc
oxide thin	film transistors reliability
IV.4.1	TFT Structure
IV.4.2	The effect of insulator on operation a-IGZO TFTs99
IV.4.3	Impact of insulators on TFTs <i>Vth</i> degradation105
IV.4.4	Effect of fixed charge in HfO ₂ insulator:
IV.4.5	Effect of HfO ₂ thickness:
IV.5 Num	erical simulation on thickness dependency and bias stress test of ultrathin
IGZO thir	n-film transistors by a solution process
IV.6 Depo	osition a-IGZO thin films by sol gel method124

IV.7 References	
Conclusion	
Appendix: Publications and Conferences	

List of Figures

Figure I-1 Diagram of the first field-effect electronic device9
Figure I-2 Diagram of an early field-effect device9
Figure I-3 TFT structure of Weimer's top-gate staggered CdS TFT structure 10
Figure I.I-4 First TFT with a-Si like active layer 11
Figure I-5 the first Organic thin films transistor 12
Figure I-6. The first TFT based on SnO ₂ 14
Figure I-7. The first a-IGZO deposited at room temperature by Nomura et al. a) $IDS -$
VDS curve b) structure of a-IGZO TFT c) the flexible substrate 15
Figure I-8 Metal Insulator Semiconductor system 16
Figure I-9 Energy-band diagrams of ideal MIS capacitors at equilibrium $(V = 0)$ 17
Figure I-10 Energy-band diagrams for ideal MIS capacitors under different bias
conditions: (a) accumulation, (b) depletion, and (c) inversion. The semiconductor substrate
<i>is n-type</i> 18
Figure I-11. 2 D illustration cross section of a MOSFET 23
Figure I-12: Cross-section of MOSFET, in the on-state, for different values of drain bias
V_D : a) $V_D = 0$, b) $V_D < V_G - V_T$, c) at pinch-off, with $V_D = V_G - V_T = V_{D(sat)}$, and d) V_D >
$V_{D(sat)}$ showing channel shortening 25
Figure I.I-13. Measured MOSFET output characteristics showing the linear and saturation
operating regimes 26
Figure I-14 Schematics showing show the difference between MOSFET and TFT 28
Figure II-1 (a) Amorphous formation and (b) electron transport properties In_2O_3 , Ga_2O_3
thin films. The values in (b) denote the electron Hall mobility $(cm^2V^{-1} s^{-1})$ with density $(10^{18}$
cm^{-3}) in parentheses 35
Figure II-2 XRD result 36
Figure II-3 Wave functions of representative semiconductors such as Si, GaAs and ZnO. 37
Figure II-4 Schematic electronic structures of silicon and ionic oxide semiconductors (a-c)
Bandgap formation mechanisms in (a) covalent and (b,c) ionic semiconductors 37
Figure II-5 (Pseudo-)band structures of (a) c-InGaZnO 4 and (b) a-InGaZnO ₄ 38
Figure II-6 (Pseudo-)band structures of (a) c-Si and (b) a-Si 39

Figure II-7 Schematic orbital drawings of carrier pathways in (a) crystalline Si, (b)	
amorphous Si, (c) crystalline oxides, and (d) amorphous oxides	41
Figure II-8 Optical transmittance spectra of glass substrate and glass/a-IGZO thin file	п
samples	42
Figure II-9 Optical. absorption. spectra. of. a-IGZO. films. deposited. by. RF. magnet	ron.
sputtering. and. PLD at RT plotted. in. terms of Tauc's plot	43
Figure II-10 Schematic models of subgap DOS in (a)a-IGZO and (b) a-Si:H.	44
Figure II-11 HAXPES spectra around the band gap region	46
Figure II-12 Processing stages in chemical solution deposition of thin films. Controlla	ble
parameters are shown on the left	48
Figure II-13 Spin coating method	49
Figure II-14 Geometric illustration of Bragg diffraction. For constructive	
interference, $n\lambda = AB + BC = 2dsin\theta$.	51
Figure II-15 A sample mounted on a goniometry which can be rotated about one or m	ore
axis, and a detector which travels along the focusing circle in the Bragg–Brentano	
geometry	52
Figure II-16 Light transmission and reflection from a sample	52
Figure II-17 Schematic of UV- visible spectrophotometer	53
Figure II-18 of the four different TFT structures	55
Figure II-19 Process flow used to produce oxide TFTs bottom gate using commercial	
<i>Si/SiO</i> ₂	57
Figure II-20 Process flow used to produce oxide TFTs Inverted staggered gate using	
employing glass substrates	58
Figure II-21 Typical a) output and b) transfer characteristics of a n-type oxide TFT	59
Figure III-1 DECKBUILD window	70
Figure III-2 Process of simulation by SILVACO	71
Figure III-3 2D mesh a-IGZO TFT	
Figure III-4 2D structure of a-IGZO TFT	74
Figure III-5 I _{DS} -V _{GS} characteristics	78
Figure III-6 Deposition a-IGZO thin films by Spin coating	80
Figure III-7 The illustration showing how shadow mask is used	81

Figure IV-1: A two-dimension schematic view of the TFT structure 84
Figure IV-2: Density of states in a-IGZO 88
Figure IV-3: The transfer characteristics for different decay energies91
Figure IV-4: The effect of the donor tail densities on the TFT transfer characteristics 92
Figure IV-5: Density of states in a-IGZO with Gaussian acceptor states93
Figure IV-6: The effect of Gaussian acceptor density on the TFT transfer characteristics. 94
Figure IV-7: The effect of the energetic position of the Gaussian acceptor on the TFT
transfer characteristics 95
Figure IV-8: The effect of Gaussian acceptor width on the TFT transfer characteristics 96
Figure IV-9: The effect of the degradation of the mobility on the transfer characteristics of
<i>the TFT97</i>
Figure IV-10: The transfer characteristics for different insulators layers 100
Figure IV-11: The electron concentration, for different gate voltages and $V_{DS}=0.1$ V, for the
insulators 102
Figure IV-12: The Electric field for different gate insulators103
Figure IV-13:Band offsets for dielectrics on a-IGZO105
Figure IV-14: The threshold shift ΔV_{th} versus the Gaussian donor density per unit energy
for different insulator layers106
Figure IV-15: The total current density for (a) SiO_2 insulator layers and (b) HfO_2 insulator
<i>layers 108</i>
Figure IV-16:Transfer characteristics of the TFT with the fixed charge states in the
insulator dielectric (HfO ₂)110
Figure IV-17: The transfer characteristics for different thickness of HfO2111
Figure IV-18. A schematic view of the a-IGZO TFT structure used in the simulation112
Figure IV-19. DOS distribution for a-IGZO113
Figure IV-20. Experimental and simulated transfer characteristic curves for a-IGZO TFT.
116 Figure IV-21. The simulated transfer characteristics for different thicknesses of the TFT channel
Figure IV-22. The extracted free electron density from simulation for 4 nm (a) and (b) for
16 nm channel thickness in TFTs for different gate voltages119

Figure IV-23. The effect of NBIS (creation of Gaussian donor states) on the transfer
characteristics for: a) 4 nm a-IGZO TFT b) 8 nm a-IGZO TFT a) 12 nm a-IGZO TFT d) 16
nm a-IGZO TFT120
Figure IV-24. Effect of NBIS (creation of Gaussian donor states) for different thickness on
extracted output parameters: a) Threshold shift b) Sub-threshold voltage swing121
Figure IV-25. The simulated transfer characteristics after PBS for: for: a) 4 nm a-IGZO
TFT b) 8 nm a-IGZO TFT a) 12 nm a-IGZO TFT d) 16 nm a-IGZO TFT 122
Figure IV-26. Effect of PBS (creation of Gaussian acceptor states) for different thickness
on extracted output parameters: a) Threshold shift b) Sub-threshold voltage swing 123
Figure IV-27 Transmittance spectra of a-IGZO film124
Figure IV-28 XRD patterns of a-IGZO thin films125

List of Tables

Table I-1: Polarity relationship between band bending, surface field and space charge in
an MIS
TableII-1: Summary of film deposition sol-gel spin coating. 49
Table III-1The order of Atlas commands 72
Table IV-1: The physical parameters of the different layers of the a-IGZO TFT used in this
work
Table IV-2: The effect of the density of the Gaussian acceptor on the output parameters of
<i>the TFT.</i>
Table IV-3: The effect of mobility on the output parameters of the TFT. 97
Table IV-4: The physical parameters of the different layers insulators layers for a-IGZO
<i>TFT</i>
Table IV-5: The effect of different insulators layer on the output parameters of the TFT. 101
Table IV-6: The physical parameters of the different layers of the a-IGZO TFT used in this
section
Table IV-7: Comparison of extracted a-IGZO TFT parameters between experimental and
simulation

General introduction

Transistors take much attention in research due to its their application in logical circuits. The development in transistors technology leads to discovery of metal oxide semiconductors transistor which was the secrete of developing numerical technology. Thin film transistors (TFT) is one type of Metal Oxide Semiconductor (MOS) transistors and which have received much attention due to their ease fabrication and wide range applications especially in flat panel display and mobile display.

Many semiconductor materials were used as channel in TFT. a-Si:H was most material used in TFT. Hydrogenated amorphous silicon (a-Si:H) have many disadvantages such as low mobility [1], high defects [2], and instability [3] and it has complicated fabrication [2]. Zinc oxide (ZnO), indium oxide (In₂O₃) and tin oxide (SnO₂), known as transparent oxide semiconductors (TOS) are widely used in TFTs due to their unique properties such high stability in atmosphere, ease of fabrication and high mobility compared to a-Si:H. Most TOS require high temperature to fabricate plus the problems of grain boundary [4]. Those two problems are very critical for industry application. Amorphous transparent oxide (AOS) tend to replace binary TOS and Si:H in TFT technology. AOS can be fabricated at room temperature and deposited on very large scale which attracted TFT producers [5]. Amorphous Indium gallium zinc oxide (a-IGZO) is the most famous AOS. a-IGZO has attracted great attention because of its good properties (high mobility, high transmittance, low defects, atmosphere stability) and good performance a-IGZO based TFTs (small threshold voltage and subthreshold and high mobility, on current) [6]. Designing an optimal a-IGZO TFT is still a challenge, however.

The stability of a-IGZO TFTs, defined by the threshold voltage shift, is a crucial issue for its practical applications. There is an intense ongoing research work investigating possible causes of the threshold voltage shift (ΔV_{th}). One of such possible causes is oxygen vacancies near the conduction band minimum (CBM) states [7]–[9]. The oxygen vacancies are the reason of negative V_{th} shift. The presence of hydrogen creates defect states near the valance band maximum (VBM) [10], [11]. The oxygen disorder is origin of deep defects states [12]. The high density subgap defects in a very deep energy region just above the valance band maximum (near-VBM states) may be other causes of the instability. However, it is not yet known what kind of influence defect near VBM states have on the device performance such as threshold voltage shift. As an important part of the TFT, the gate insulator plays a vital role in its performance. Various gate insulators, such as, silicon dioxide (SiO₂) [13], silicon nitride (Si₃N₄) [14], [15], Aluminum oxide (Al₂O₃) [16], [17], and hafnium oxide (HfO₂) [18], [19] have been investigated for use in TFTs.

The thickness of channel is an important factor to optimize work of a-IGZO TFT. It has been observed that the a-IGZO TFT stability improved with increasing channel thickness [20]–[22]. By contrast other work showed that a decrease in the TFT channel thickness enhanced its stability [23]–[25]. Therefore, it seems that the experimental investigation the effect of thickness on the stability is not conclusive due to many factors. For example, contamination during the TFT fabrication, density of defects in the channel films, morphology of these films or absorption of ambient gases during or after fabrication. In this work and using numerical simulation, the effect of gate insulators, the channel thickness effect and the defects created by Hydrogen on a-IGZO TFTs performance and stability.

2

This thesis contains four chapters. In the first chapter the history and physics of thin film transistors is presented. Second chapter deals with the operation and performance of a-IGZO thin films transistors. The simulation and fabrication of a-IGZO TFT are presented in the third chapter. Finally, the fourth chapter details the results obtained in this thesis and their discussion. This thesis finishes with a conclusion and recommendation for further work.

References

- [1] a M. Meftah, a F. Meftah, F. Hiouani, and a Merazga, "Numerical simulation of the defect density influence on the steady state response of a silicon-based p-i-n cell," *J. Phys. Condens. Matter*, vol. 16, no. 12, pp. 2003–2016, 2004.
- [2] S. C. Deane, F. J. Clough, W. I. Milne, and M. J. Powell, "The role of the gate insulator in the defect pool model for hydrogenated amorphous silicon thin film transistor characteristics," *J. Appl. Phys.*, vol. 73, no. 6, pp. 2895–2901, 1993.
- [3] R. B. Wehrspohn *et al.*, "Relative importance of the Si–Si bond and Si–H bond for the stability of amorphous silicon thin film transistors," *J. Appl. Phys.*, vol. 87, no. 1, pp. 144–154, 2000.
- [4] K. Nomura, A. Takagi, T. Kamiya, H. Ohta, M. Hirano, and H. Hosono,
 "Amorphous oxide semiconductors for high-performance flexible thin-film transistors," *Japanese J. Appl. Physics, Part 1 Regul. Pap. Short Notes Rev. Pap.*, vol. 45, no. 5 B, pp. 4303–4308, 2006.
- [5] H. Hosono, "Ionic amorphous oxide semiconductors: Material design, carrier transport, and device application," *J. Non. Cryst. Solids*, vol. 352, no. 9-20 SPEC. ISS., pp. 851–858, 2006.
- [6] J. Yeon Kwon and J. Kyeong Jeong, "Recent progress in high performance and reliable n-type transition metal oxide-based thin film transistors," *Semicond. Sci. Technol.*, vol. 30, no. 2, p. 24002, 2015.
- [7] K. Nomura *et al.*, "Subgap states in transparent amorphous oxide semiconductor, In -Ga - Zn - O, observed by bulk sensitive x-ray photoelectron spectroscopy Subgap

states in transparent amorphous oxide semiconductor , In - Ga - Zn - O , observed by bulk sensitive x-ray ph," vol. 202117, no. 2008, 2012.

- [8] K. Nomura, T. Kamiya, E. Ikenaga, H. Yanagi, K. Kobayashi, and H. Hosono,
 "Depth analysis of subgap electronic states in amorphous oxide semiconductor, a-In-Ga-Zn-O, studied by hard x-ray photoelectron spectroscopy," in *Journal of Applied Physics*, 2011, vol. 109, no. 7.
- [9] W. T. Chen *et al.*, "Oxygen-dependent instability and annealing/passivation effects in amorphous In-Ga-Zn-O thin-film transistors," *IEEE Electron Device Lett.*, vol. 32, no. 11, pp. 1552–1554, 2011.
- [10] A. Hino, S. Morita, S. Yasuno, T. Kishi, K. Hayashi, and T. Kugimiya, "Effect of H and OH desorption and diffusion on electronic structure in amorphous In-Ga-Zn-O metal-oxide-semiconductor diodes with various gate insulators," *J. Appl. Phys.*, vol. 112, no. 11, 2012.
- K. Nomura, T. Kamiya, and H. Hosono, "Effects of Diffusion of Hydrogen and Oxygen on Electrical Properties of Amorphous Oxide Semiconductor, In-Ga-Zn-O," *ECS J. Solid State Sci. Technol.*, vol. 2, no. 1, pp. P5–P8, 2013.
- [12] S. Sallis *et al.*, "Origin of deep subgap states in amorphous indium gallium zinc oxide: Chemically disordered coordination of oxygen," *Appl. Phys. Lett.*, vol. 104, no. 23, 2014.
- [13] J. C. Park, H.-N. Lee, and J. Chul, "Dry etch damage and recovery of gallium indium zinc oxide thin-film transistors with etch-back structures," *Displays*, vol. 33, no. 3, pp. 133–135, 2012.

- [14] S. Walther, S. Polster, B. Meyer, M. P. M. Jank, H. Ryssel, and L. Frey, "Properties of SiO2 and Si3N4 as gate dielectrics for printed ZnO transistors," *J. Vac. Sci. Technol. B Microelectron. Nanom. Struct.*, vol. 29, no. 1, p. 01A601, 2011.
- [15] S. M. Jejurikar, M. M. De Souza, and K. P. Adhi, "Understanding the role of the insulator in the performance of ZnO TFTs," *Thin Solid Films*, vol. 518, no. 4, pp. 1177–1179, 2009.
- [16] E. Kim *et al.*, "Influence of the charge trap density distribution in a gate insulator on the positive-bias stress instability of amorphous indium-gallium-zinc oxide thin-film transistors," *Appl. Phys. Lett.*, vol. 108, no. 18, pp. 1–6, 2016.
- [17] Z. Sisman, S. Bolat, and A. K. Okyay, "Atomic Layer Deposition for Vertically Integrated ZnO Thin Film Transistors: Toward 3D High Packing Density Thin Film Electronics," *Phys. status solidi c*, vol. 14, no. 9, p. 1700128, 2017.
- [18] Y. S. Chun, S. Chang, and S. Y. Lee, "Effects of gate insulators on the performance of a-IGZO TFT fabricated at room-temperature," *Microelectron. Eng.*, vol. 88, no. 7, pp. 1590–1593, 2011.
- [19] L. Yuan, X. Zou, G. Fang, J. Wan, H. Zhou, and X. Zhao, "High-Performance Amorphous Indium Gallium Zinc Oxide Thin-Film Transistors With HfO x N y / HfO 2 / HfO x N y Tristack Gate Dielectrics," *IEEE Electron Device Lett.*, vol. 32, no. 1, pp. 42–44, 2011.
- [20] S. Y. Lee, D. H. Kim, E. Chong, Y. W. Jeon, and D. H. Kim, "Effect of channel thickness on density of states in amorphous InGaZnO thin film transistor," *Appl. Phys. Lett.*, vol. 98, no. 12, 2011.

- [21] Y. Li *et al.*, "Effect of channel thickness on electrical performance of amorphous IGZO thin-film transistor with atomic layer deposited alumina oxide dielectric," *Curr. Appl. Phys.*, vol. 14, no. 7, pp. 941–955, 2014.
- [22] M. G. Yun, S. H. Kim, C. H. Ahn, S. W. Cho, and H. K. Cho, "Effects of channel thickness on electrical properties and stability of zinc tin oxide thin-film transistors," *J. Phys. D. Appl. Phys.*, vol. 46, no. 47, 2013.
- [23] E. N. Cho, J. H. Kang, and I. Yun, "Effects of channel thickness variation on bias stress instability of InGaZnO thin-film transistors," *Microelectron. Reliab.*, vol. 51, no. 9–11, pp. 1792–1795, 2011.
- [24] J. Li, X. W. Ding, J. H. Zhang, H. Zhang, X. Y. Jiang, and Z. L. Zhang, "Improving electrical performance and bias stability of HfInZnO-TFT with optimizing the channel thickness," *AIP Adv.*, vol. 3, no. 10, pp. 1–8, 2013.
- [25] C. Choi, Y. Baek, B. M. Lee, K. H. Kim, and Y. S. Rim, "Enhanced electrical stability of nitrate ligand-based hexaaqua complexes solution-processed ultrathin a-IGZO transistors," J. Phys. D. Appl. Phys., vol. 50, no. 48, 2017.

Chapter I

History and physics of thin film transistors

I.1 Introduction

This chapter introduces the thin film transistor (TFT) history and its development decade by decade until nowadays. After that the physics of metal insulator semiconductor (MIS) is explained. TFT is a type of MIS device. At this section we explain and modulate the phenomena in MIS structure which explain how transistor works.

I.2 History of thin film transistors

The research on thin films transistors started about 80 years ago. It was in that time the understanding about semiconductors become clearer. In this section, decade by decade, how the thin-film transistor has evolved in materials and structure to the forms most widely used today will be reviewed.

I.2.1 Field effect device

The idea of the field effect device started in 1930s with a patent of J.E Lilenfeld [1]–[3] and O. Hei [4]. They suggested a device for controlling an electric current by a voltage. The problem is that no clear idea on how this is this device working of as they failed in describing the invention due to misunderstanding of semiconductors in this period of time.

The patent of J.E Lilenfeld and O. Heil shown in Figure I-1 and Figure I-2 respectively They use Copper Sulfide (CuS) as the active layer, Aluminum(Al) as electrodes and Aluminum Oxide (Al_2O_3) as insulator which has a thickness of about 100 nm. However, this TFT never worked because the thickness of the insulator is quite thick.




Figure I-1 Diagram of the first field-effect electronic device.




Figure I-2 Diagram of an early field-effect device.

As it is normal with many innovations at that time, its practical realization was delayed until adequate materials and technologies were available for its fabrication. It can be even said (and for most it could be surprising) that the TFT was the first solid-state amplifier ever patented [5], [6].

The work of Shockley on semiconductors and the discovery of the point-contact transistor by Bardeen and Brattain in late 1947 has led to the creation of the first filed effect transistor in 1952. Shockley was able to explain the phenomena of field effect on semiconductors materials. The TFT as everyone knows it today really began with the work of P. K. Weimer at RCA Laboratories in 1962 [7]. He used thin films of polycrystalline Cadmium Sulfide (CdS) as active layer. The thin film of CdS was deposited by evaporation on a glass substrate, while source, drain and gate contacts are formed by evaporation. Silicon monoxide thin film of insulator is interposed between the gate electrode and the semiconductor. This CdS TFT structure is shown in Figure I-3




Figure I-3 TFT structure of Weimer's top-gate staggered CdS TFT structure.

The threshold behavior of Weimer's TFTs suggested a fairly large density of interface states. This density was estimated at 10^{12} – 10^{13} cm⁻³. In 1964 Weimer [8] reported *p* channel TFTs made with tellurium as the active material. On the theoretical side, Borkan and Weimer published in 1936 [9] their analysis of TFT characteristics. As mentioned earlier, this was based upon Shockley analysis of the JFET, which is now known as the gradual channel approximation.

I.2.2 TFT based on a - Si: *H* and poly crystal Si

The work of Lecnher et al [10] was a big motivation for research on TFT. They have used TFTs to control the pixel of a liquid crystal displays (LCD), obtaining considerably less crosstalk, lower response time and higher contrast ratios than that achieved when controlling liquid crystals with more conventional x - y disposed electrodes. By this time, the display applications of TFTs were motivating the work of most groups. As a result, efforts were increasingly focused on the issues of stability and ON/OFF ratio, as well as OFF current, or leakage. Stability was a serious

issue. CdSe is a polycrystalline compound; its properties are influenced by grain size, grain boundary interface states, stoichiometry, etc., and it can be sensitive to ambient gases such as H_2O and oxygen. From this time a big debate as to which material was best suited for use in TFTs for most important application such as in liquid crystal displays has started.

Le Comber, Spear, and Ghaith used amorphous silicon (a-Si) as active layer for thin films transistor [11]. Figure I-4 shows the structure of first with a-Si TFT.




Figure I-4 First TFT with a-Si like active layer

The high concentration of defects in a-Si makes its TFTs having poor characteristics but it is promising for application on LCD. The hydrogenated amorphous silicon (a-Si:H), in contrast to pure amorphous silicon (a-Si) has higher mobility and is stable in the atmosphere [12]. Those properties make a-Si:H the material for next decade in TFT application. a-Si:H is perfectly suitable for the application of TFTs as switching elements in LCDs, since it has low cost, good reproducibility and uniformity in large areas and *on/off* exceeding 10⁶a, threshold voltage (V_{th}) of < 3 V, and a subthreshold slope (S) of < 0.5 V/dec [13]. In 1982, both IBM group [14] and Nishimura et al [15] using Polycrystalline silicon (Poly-Si) as channel on TFTs in LCD. Poly-Si TFTs have field-effect mobility (μ_{FE}) hundreds of times higher than that of a-Si TFTs and exhibit great performance. The development of poly-Si TFTs for displays started with the realization of low temperature poly-Si TFTs, based on molecular beam epitaxy (MBE) technology by Matsui and co-worker [16]. They fabricated TFTs on a glass substrate at a low temperature of below 610 °C.

I.2.3 Organic TFT

Conventional electronics is based on inorganic semiconductors such as germanium, silicon or Gallium arsenide. Organic materials like plastics are usually associated with electrical insulation. In the 1960s it was discovered that some organic materials can carry an electric current [17], [18]. In the beginning, Organic conductive materials were applied in xerographic devices (photocopiers) [19]. The work Shirakawa and all stimulated the research in organic when they found that the electrical conductivity of polymer semiconductor could be higher and closer to a-Si [20]. The first application of organic material on TFT was reported in the literature in 1983 [21]. Figure I-5 shows the structure of an organic TFT.




Figure I-5 the first Organic thin films transistor

The active organic material in the middle is called organic semiconductor. An organic semiconductor consists of aggregates of organic molecules bound by weak van der Waals forces. These molecules contain loosely bound π -electrons that are ultimately responsible for electrical

conduction [22]. There are several organic materials used as the active semiconducting layer, including small molecules such as rebrene, tetracene, pentacene, diindenoperylene, perylenediimides, tetracyanoquinodimethane (TCNQ), and polymers such as polythiophenes (especially poly 3- hexylthiophene (P3HT)), polyfluorene, polydiacetylene, poly 2,5-thienylene vinylene, poly p-phenylene (PPV). Organic TFTs made of small organic molecules, such as pentacene, have better characteristics than those made of large molecule polymers [23]. Organic materials can be n-type or p-type. The properties of organic semiconductors in general, can be tuned by changing their chemical composition. Mechanical properties; suitable for flexible applications; can be adjusted. Polymer can be made strong; flexible, lightweight. Organic material can be processed at low temperatures, typically below 150°C, compatible with most type of substrates and can use cheap and large-scale methods like inkjet printing, spin coating, roll-to-roll to fabricate organic electronic circuits. This later make the cost of production lower [24]. The challenge for researcher in the field of organic semiconductors is to increase the low mobilities, solve the major rapid oxidation in the air. The stability of the organic TFT in the atmosphere is another common concern, the metallic electrodes is another problem due to low melting point of organic materials. Thin films of organic semiconductors are not heat durable, organic TFT have high threshold voltage V_{th} of about 15 V, For that all these reasons, commercial applications of organic TFTs is very limited [25].

I.2.4 Transparent Oxide Semiconductors TFT

Transparent conducting oxide (TCOs) is an unusual class of materials possessing two physical properties: high optical transparency (more than 80%) in the visible region. high electrical conductivity (about $10^3 \Omega^{-1} cm^{-1}$ or more). The first is due to the material large energy band gap of about 3.0 *eV* while the last is because of high concentration of electrical carries (electron or hole) about $10^{19} cm^{-3}$, with a sufficiently large mobilities $> \sim 1 cm^2 V^{-1} S^{-1}$. The TCO are considered to be good conductors compared to semiconductors, while they are actually very poor conductors compared to metals. They are also called transparent semiconducting oxides TSO [26], [27]. The properties and stability of TSO on atmosphere attracted several academic and industrial groups. The first application of TFT in which TSO is used as a channel layer was in 1964, when SnO_2 is evaporated on a glass substrate with aluminum source-drain and gate electrodes, Al_2O_3 was used as a gate dielectric. Figure I-6 shows the SnO_2 TFT structure[28]. Later on; *ZnO* was used as TSO channel lyre for TFT [29].




Figure I-6. The first TFT based on SnO₂

The first generation of TFTs based on TSO had very poor output characteristics. In 2001 the work of Ohya et al achieved good I_{on} value but the problem was with saturation [30]. The revolution of transparent transistors based on oxide semiconductors was in 2003 when Hoffman et al, Carcia et al and Masuda et al [31]–[33] obtained results for ZnO TFT comparable or even superior to a-Si:H and organic TFTs. The advantage of ZnO is the good properties obtainable by non-vacuum methods and on low temperature or room temperature process [34]–[36].

The first modeling and simulation of polycrystalline ZnO thin films transistor helped in discovering large properties of the TSO polycrystalline structure[37]. There are other TSO used as an active layer in TFT such as In_2O_3 and SnO_2 [38], [39]. ZnO_2 got eventually the upper hand due to its abundance and low cost. Binary polycrystalline n-type TSO like ZnO and SnO_2 are sensitive to environmental atmospheres because of adsorption of oxygen species on the surface/grain boundaries (GBs) which act as traps for electrons. Long term stability plus high cost for large scale production are a big obstacle for industry and commercialization. Issues like degradation in mobility and stability are probably due to GB issues.

In 2003 Nomura et al introduced a new type of TSO by using complex $InGaO_3(ZnO)_5$ or IGZO single crystalline semiconductor layer as channel in TFT [40]. This layer was epitaxially grown on an yttria stabilized zirconia substrate and has achieved a spectacular result: turn on voltage of -0.5 V, On/Off ratio of 10^6 and effective mobility about 80 $cm^2V^{-1}s^{-1}$. To attain this

level of performance high temperature of about $1400^{\circ}C$ was required. It turns out that this publication attracted huge attention and opened new field of research on multicomponent oxide semiconductors. One year later Nomura et al made history, when they obtained high performance of TFT based on amorphous IGZO, depositing near room temperatures by pulsed laser deposition (PLD) on flexible substrates [41]. Figure I-7 shows $I_{DS} - V_{DS}$ curves and structure of a-IGZO TFT on flexible substrate.




Figure I-7. The first a-IGZO deposited at room temperature by Nomura et al. a) $I_{DS} - V_{DS}$ curve b) structure of a-IGZO TFT c) the flexible substrate

Even a-IGZO showed lower performance compared with single crystalline TFTs, but a-IGZO TFT still having good performance with $\mu_{sat} = 9 \ cm^2 V^{-1} s^{-1}$, $V_T \approx 1 - 2 V$ and $\frac{On}{off} \approx 10^3$. These results are superior than a - Si: *H* ororganic semiconductors. This proved the low sensitivity of multicomponent oxide to structural disorder; in other word the multicomponent oxides are the future material for TFT application. Nowadays a-IGZO has receive great importance in research and development to achieve high performance with non-vacuum methods, lower the cost of large areas devices and long term of stability.

I.3 Physics and modeling TFTs

Thin film transistors (TFT) is field effect device, the heart of field effect devices is contact metal-insulator-semiconductor MIS, the MIS device is most useful devices to describe semiconductor surface. In this section we concentrate on MIS system to understand the physics phenomena which happen on ideal MIS. The Figure I-8 presents structure of simple MIS device where The Insulator between metal and semiconductor and V is applied voltage. this device show similarity with capacitor for that it is also known MIS capacitor.




Figure I-8 Metal Insulator Semiconductor system

I.3.1 Ideal MIS Capacitor structure

Figure I-9 shows the band diagram of an ideal MIS capacitor, on a n-type substrate, in which the Fermi levels in the metal and in the semiconductor perfectly align, such that there is no induced band bending within the structure. In the analyses below, the following conventions will be used: The Fermi potential, V_F , will be measured from the bulk intrinsic level, E_i , and will be taken as positive below E_i and negative about it. Similarly, the band bending, V_S , will be measured from the bulk intrinsic level, E_i .




Figure I-9 Energy-band diagrams of ideal MIS capacitors at equilibrium (V = 0)

When a positive charge, Q_G , is placed on the metal gate, it will induce an equal and opposite negative charge in the semiconductor, Q_s , and this negative charge will consist of an increase in the electron density, due to an increase in the free electrons density. This is associated with bending downwards by an amount $+V_s$. In this case, the surface is said to be *accumulated* Figure I-10 (a) shows the accumulated state. With a negative bias applied to gate, there is an increase in the positive charge in the semiconductor and a decrease in the free electrons density, thereby, leaving behind immobile, ionized donor centers, N_d . In order to accommodate these charges in free carries density, the bands within the semiconductor will have to bend upwards near its surface, as shown Figure I-10 (b). It will also be seen that the negative charge on the gate results from a negative bias being applied to the gate relative to the semiconductor. Following the convention discussed above, the Fermi level in the metal is moved upwards in response to a negative gate bias, V_G , and the semiconductor surface potential is $-V_s$. The situation shown in the diagram is for a small negative compared with N_d , and surface is said *depleted* (of free electron). For a lager positive gate bias, the situation shown in Figure I-10 (c) occurs. In this case, there is a corresponding increase in the band bending, V_s , and the free hole concentration at the surface is larger than N_d . The surface is now said to be *inverted*. Between these two situations, when the band bending, $V_s = V_F$, the surface

will be intrinsic, and $n_s = p_s = n_i$. Further negative band bending beyond this point will lead to $n_s < p_s$.




Figure I-10 Energy-band diagrams for ideal MIS capacitors under different bias conditions: (a) accumulation, (b) depletion, and (c) inversion. The semiconductor substrate is n-type.

With a p-type substrate, the opposite situation occurs. Negative bias leads to accumulation, and positive bias causes the surface depleted/ inverted. To find the relationship between V_s and Q_s and V_G , it is necessary to solve Poisson's equation, thus

$$\frac{d^2V}{dx^2} = -\frac{q\rho(x)}{\varepsilon_0\varepsilon_s}$$
 I-1

 ε_0 is the vacuum permittivity, ε_s is the semiconductor, dielectric constant.(*x*) is the space charge density, given by:

$$\rho(x) = p(x) - n(x) + N_d \qquad I-2$$

The free carrier densities are defined by the intrinsic carrier concentration, n_i , and the separation of the Fermi level from the intrinsic level, i.e.:

$$p(x) = n_i exp\left(\frac{q(V_F - V)}{kT}\right)$$
 I-3

$$n(x) = n_i exp\left(\frac{-q(V-V_F)}{kT}\right)$$
 I-4

$$p(x) - n(x) = 2n_i sh\left(q \frac{V_F - V}{kT}\right)$$
 I-5

Where T is the temperature, and k is Boltzmann's constant. At the surface, $V = V_s$, and the in the bulk, where V = 0:

$$\begin{cases} p_0 = n_i exp\left(\frac{qV_F}{kT}\right)\\ n_0 = n_i exp\left(\frac{-qV_F}{kT}\right) \end{cases}$$

From charge neutrality,

$$n_0 - p_0 = N_d = 2n_i sh\left(q \frac{V_F}{kT}\right)$$
 I-6

$$\frac{d^2V}{dx^2} = -\frac{2n_i q}{\varepsilon_0 \varepsilon_s} \left\{ sh\left(\frac{q(V_F - V)}{kT}\right) - sh\left(\frac{qV_F}{kT}\right) \right\}$$
 I-7

Using $\frac{d^2V}{dx^2} = \frac{1}{2} \frac{d}{dV} \left(\frac{dV}{dx}\right)^2$, and integrating equation I-7 from the bulk (V = 0, and $\frac{dV}{dx} = 0$) to the surface($V = V_s$, and $\frac{dV}{dx} = -F_s$):

$$\left(\frac{dV}{dx}\right)^{2}_{V=V_{S}} \equiv F_{S}^{2} = \frac{4n_{i}q}{\varepsilon_{0}\varepsilon_{s}} \left\{\frac{kT}{q} ch\left(\frac{q(V_{F}-V_{S})}{kT}\right) - \frac{kT}{q} ch\left(\frac{qV_{F}}{kT}\right) + V_{S}sh\left(\frac{qV_{F}}{kT}\right)\right\}$$
 I-8

From Gauss' Law, the surface field, F_s , is related to the total areal charge, Q_s , contained within the surface by:

$$Q_s = -\varepsilon_0 \varepsilon_s F_s \qquad \qquad I-9$$

Hence, the relationship between Q_s and V_s is given by

$$Q_s = \pm \sqrt{4n_i q \varepsilon_0 \varepsilon_s} G(V_s, V_F)$$
 I-10

Where $G(V_s, V_F)$ is given by:

$$G(V_S, V_F) = \mp \sqrt{\left\{\frac{kT}{q} ch\left(\frac{q(V_F - V_S)}{kT}\right) - \frac{kT}{q} ch\left(\frac{qV_F}{kT}\right) + V_S sh\left(\frac{qV_F}{kT}\right)\right\}}$$
 I-11

Given the positive and negative values of Q_s in equation *I-10*, the appropriate sings of V_s , F_s and Q_s are given in Table I-1, and the correct value of Q_s is given by:

$$Q = -\frac{V_s}{|V_s|} |Q_s| \qquad I-12$$

Table I-1: Polarity relationship between band bending, surface field and space charge in an MIS

V _s	F_{s}	Q_s	Free carrier conditions
-Ve	-Ve	+Ve	Reduction of electrons and/or increase of hole
+Ve	+Ve	-Ve	Reduction of hole and/or increase of electrons

When the volume concentration of free electrons at the surface, n_s is equal to the volume concentration of acceptors N_a ($V_s = V_F$), the surface is intrinsic ($n_s = p_s = n_i$), and the band bending regime beyond this, and up to strong inversion, is referred as weak inversion ($p_s < n_s < N_a$).

In the depletion/inversion regime, the band bending V_s is positive, and for V_s and $V_F > KT/q$, i.e., more than KT from the flat band position, equation.10 can be simplified to

$$Q_{s} \simeq -\sqrt{2q\varepsilon_{0}\varepsilon_{s}} \left\{ n_{i} \frac{kT}{q} \exp\left(\frac{q(V_{s}-V_{F})}{KT}\right) + N_{a}V_{s} \right\}^{0.5}$$

$$I-13$$

The first term in brackets relates to the free electron concentration and the second term to the ionized acceptor space charge density. When the ionized acceptor space charge dominates equation 13 can be further reduced to

$$Q_s \cong -\sqrt{2q\varepsilon_0\varepsilon_s N_a V_s} \equiv Q_b \qquad \qquad I-14$$

Where Q_b is the areal acceptor space charge den_{ε} sity. Equation I.14 is the same as directly calculated from Poisson's equation using the depletion approximation, i.e. from

$$\frac{d^2 V}{dx^2} = \frac{q N_a}{\varepsilon_0 \varepsilon_s}$$
 I-15

And integrating this with respect to x or if equation I.15 is integrated with respect to V, then:

$$Q_s = -qN_a x_d I-16$$

Where x_d is the width of the space charge depletion region at V_s . At inversion when $V_s = 2V_F$, further increase in the band bending causes such large increase in Q_s , due to exponentially increasing free electron density. To a first approximation, the fixed space charge can be regarded as having reached a limiting maximum value, Q_{max} . This can be obtained by substituting $V_s = 2V_F$ into equation I.14

$$Q_{bmax} = -\sqrt{2q\varepsilon_0\varepsilon_s N_a 2V_F} \qquad \qquad I-17$$

And from equation I.16

$$Q_{bmax} = -qN_a x_{dmax} I-18$$

Where x_{dmax} is the maximum width of the depletion region, and, from equation I-18 and I-19, x_{dmax} is given by:

$$x_{dmax} = \sqrt{\frac{2\varepsilon_s \varepsilon_s 2V_F}{qN_a}}$$
 I-19

 Q_s in equation I.13 can be represented by the sum:

$$Q_s = Q_n + Q_b I-20$$

Where Q_b is the extended depletion layer charge, and Q_n is the areal density of inversion layer electron.

I.3.2 Gate bias and threshold voltage

Back to Figure I-10, the gate voltage, V_G is dropped partially across the dielectric, V_i and partially across the semiconductors, V_s so that:

$$V_G = V_i + V_s I-21$$

And for charge neutrally, the charge on the gate, Q_G , equals the charge in the semiconductors Q_s and

$$Q_G = \varepsilon_0 \varepsilon_i F_i = \varepsilon_0 \varepsilon_i \frac{V_i}{d_i} = C_i V_i = -Q_s$$
 I-22

Where F_i is the field in the gate dielectric, and C_i is the capacitance/unit area of the gate dielectric. Hence

$$V_G = V_s - \frac{Q_s}{C_i}$$
 I-23

Equation I.23 can be used to relate the voltage on the gate of an MIS capacitor to the induced charge density in the semiconductor, Q_s and to the associated band bending, V_s . It can also be used to calculate the threshold voltage, V_{th} of the structure i.e the gate voltage necessary to induce band bending of $2V_F$ at the semiconductor surface:

$$V_{th} = 2V_F + \frac{\sqrt{2q\varepsilon_0\varepsilon_i N_a 2V_F}}{c_i}$$
 I-24

For the real behavior the work function influence and fixed charge in insulators and charge in the interface have to be taken inti account to properly establish the threshold formula

$$V_{th} = 2V_F + \frac{\sqrt{2q\varepsilon_0\varepsilon_i N_a 2V_F}}{C_i} + V_{FB} + \frac{Q_{SS}(V_S = 2V_F)}{C_i}$$
 I-25

 Q_{ss} is charge in semiconductor surface. A at inversion is given by:

$$Q_{ss}(A) = qN_{ss}q(2V_F - V_F) = qN_{ss}qV_F$$
 I-26

Where V_{FB} equal

$$V_{FB} = \Phi_{MS} - \frac{Q_{ieff}}{c_i} - Q_{ss}(V_s = 0) / C_i$$
 I-27

 Φ_{MS} is metal–semiconductor work function difference. Q_{ieff} is effective charge. will be determined, as though it were located at the dielectric/semiconductor interface.

I.3.3 MOSFET operation

Figure I-11 shows a schematic diagram of an n-channel MOSFET, in which there are n^+ doped source and drain regions, separated by a distance L, which defines the channel length. The width of the channel W, is in the z-direction (which is perpendicular to the page). Surface band bending, perpendicular to the *Si/SiO*₂ interface, is in the x-direction. In the on state, positive biases V_D and V_G are applied to the drain and gate contacts, respectively, with respect to the ground source contact. There is a fourth contact in MOSFET, which is the p-type substrate connection, which is

under reverse bias. For TFT, this connection to the device layer will generally not be available. The device to be described is the long channel model, in which the field along the channel (control of the on current) is much smaller than the vertical field (determining the inversion layer concentration), and the two are effectively decoupled. This means that 2D phenomena is to be considered. The band bending and energy level conventions are those used in MOS.




Figure I-11. 2 D illustration cross section of a MOSFET

The first situation shown in the Figure I-12.a, in which there is an inversion layer induced by the gate bias, V_G (larger than V_T), and at zero drain bias, the inversion layer will be uniform along the channel. The real charge densities within an inverted surface can be represented by the free electron inversion charge density, Q_n and the underlying ionized acceptor space charge density, Q_b where Q_n , Q_b and V_T are given by: $Q_n = C_i(V_G - V_T)$, $Q_b = qN_a x_{damx} = \sqrt{(2q\varepsilon_0\varepsilon_s N_a 2V_F)}$; $V_T = 2V_F + \sqrt{(2q\varepsilon_0\varepsilon_s N_a 2V_F)}/C_i$

Positive bias, $+V_D$ applied to the drain contact will reverse the n^+ drain region with respect the ptype substrate, and the current flow between the two is limited to the leakage current of the junction.

When the drain bias, V_D is low (i.e less than $V_G - V_T$), then V_D will be uniformly dropped along the channel inversion layer, resulting in both a constant field V_D/L and the flow an ohmic electron current, I_d between the source and drain contacts. This is defined as the linear regime of

device behavior. As V_D is increased, the ohmic channel current increases, and eventually, V_D reaches a value where, is still less than $V_G - V_T$. As this happens, the potential at the drain end the channel needs to be considered when computing the inversion charge density along the channel. For instance, at the drain end of the channel, the voltage drop across the oxide between the inversion layer and the gate electrode is now $V_G - V_T - V_D$, while it remains at $V_G - V_T$ at the source end to maintain current continuity. There will be a corresponding field redistribution along the channel, it increases more at the drain than the source as V_{DS} is increased. The current now no longer increase linearly with V_D , but becomes sub-linear. This situation is shown in Figure I.12b. In addition, in order to maintain charge neutrality between the charge on gate, Q_G and the charge in the semiconductor, the reduction in Q_n will be balanced by an increase in Q_b such that the thickness of the ionized acceptor space charge layer increases beyond the thermal equilibrium value of x_{dmax} (equation 19). This is shown qualitatively, in Figure I.12.b. Hence, for the depletion width to increase beyond this value, the amount of band bending has to increase beyond $2V_F + V_D$ at the drain. The qualitative changes in the charge distribution and the band bending, is at the source and drain ends of the channel. The bias at the drain results in a non-thermal equilibrium situation, with the thermal equilibrium Fermi level splitting in separate hole and electron quasi Fermi levels, E_{Fp} and E_{Fn} , respectively which are separated by V_D . Hence, this diagram shows physically why the band bending, V_s , must increase to $2V_F + V_D$ at drain: it is to bring the intrinsic level at the surface to qV_F below the electron quasi-Fermi level at the drain. This is the condition required to invert the p-type surface of a reverse-biased gated $n^+ - p$ diode. This is the direct analogue of the thermal equilibrium situation, in which inversion occurs when the intrinsic level is qV_F below the equilibrium Fermi level.

Finally, as shown in Figure I-12.c, when $V_D = V_G - V_T$, Q_n is reduced to zero at the drain and channel is *pinched-off*. However, as all electrons arriving at the edge of the drain space charge region are swept through into the drain, this does not pinch-off the current, but it saturates, and the device operation moves into the *saturation regime*. The voltage at which this happen is the *saturation voltage*, V_{Dsat} . The current saturation occurs because, in principle, the maximum possible potential difference, V_{Dsat} , has been dropped along the channel, and the pinch-off voltage remains at V_{Dsat} even when V_D is increased. However, in reality, as V_D is increased the drain space charge region grows and the pinch-off point moves towards the source. Hence, even though the total voltage drop along the channel remains at V_{Dsat} , the effective channel length shortens, and the mean channel field increases. This is show in Figure I.12d and this increase in field leads to a corresponding increase in the saturation current. Since pinch-off occurs at $V_D = V_{Dsat} = V_G - V_T$, increasing V_G leads to a corresponding increase in V_{Dsat} . This makes the saturation current to increase as $(V_G - V_T)^2$, due to the correlation of V_{Dsat} with V_G .




Figure I-12 Cross-section of MOSFET, in the on-state, for different values of drain bias V_D : a) $V_D = 0$, b) $V_D < V_G - V_T$, c) at pinch-off, with $V_D = V_G - V_T = V_{D(sat)}$, and d) $V_D > V_{D(sat)}$ showing channel shortening.

The MOSFET output characteristics in Figure I.13 illustrate the key features described above: in particular, the linear and saturation regimes, the increasing values of the saturation voltage, V_{Dsat} , with increasing V_G .




Figure I.I-13. Measured MOSFET output characteristics showing the linear and saturation operating regimes.

I.3.4 Current-Voltage modulation

As shown the Figure I.12 b-d, the current density J_D at any point x, y in the channel given by:

$$J_D = \sigma_n(x, y)F(y) \qquad I-28$$

Where y is the direction of current flow, x is the direction perpendicular to the Si/SiO_2 interface, σ_n is the local electron conductivity, and F is the local field in the direction of current flow. The conductivity, σ_n is given by:

$$\sigma_n(x, y) = q\mu_n n(x, y)$$
 I-29

The current $I_d(y)$ at a position y is given by the integration the electron density, *n* over the depth of the channel and across the width the channel *W*

$$I_{d}(y) = W \int_{0}^{x_{i}} \sigma_{n}(x, y) F(y) = -W \int_{0}^{x_{i}} q \mu_{n} n(x, y) \frac{dV(y)}{dy} dx$$
 I-30

$$I_d = -Wq\mu_n \frac{dV(y)}{dy} \int_0^{x_i} (x, y) dx \qquad I-31$$

Where it is assumed that the electron mobility is independent of the field in both the x and y directions and V(y) is the potential in the channel at a point y. For an inverted surface the areal charge in the inversion layer can represented by Q_n where Q_n is the integral of the volume electron concentration through the depth of the channel

$$Q_n(y) = q \int_0^{x_i} n(x, y) dx \qquad I-32$$

 Q_n is also related to gate bias V_G by:

$$Q_n(y) = -C_i [V_G - V_T - V(y)]$$
 I-33

By replacing the Q_n formula in equation 34

$$I_{d} = -\mu_{n}W \frac{dV}{dy}Q_{n}(y) = \mu_{n}W \frac{dV}{dy}C_{i}[V_{G} - V_{T} - V(y)]$$
 I-34

Integrating y along the channel from 0 to L and V(y) from 0 to V_D

$$\int_{0}^{L} I_{d} d_{y} = \mu_{n} W C_{i} \int_{0}^{V_{D}} \{ V_{G} - V_{T} - V(y) \} dv$$
 I-35

For current continuity I_d is independent of position within the channel, hence:

$$I_d = \frac{\mu_n W C_i}{L} \{ (V_G - V_T) V_D - 0.5 V_D^2 \}$$
 I-36

This is the classical, simplified MOSFET equation, which is widely used to interpret TFT behavior

Linear Regime

For $V_D \ll V_G - V_T$ equation I.36 reduces to

$$I_d = \frac{\mu_n W C_i (V_G - V_T) V_D}{L}$$
 I-37

This equation describes the current-voltage characteristics in the linear regime.

Saturation Regime

For $V_D V_G - V_T = V_{Dsat}$ the current saturation at I_{dsat} and equation 35 reduces to:

$$I_{dsat} = \frac{\mu_n W C_i (V_G - V_T)^2}{2L} \equiv \frac{\mu_n W C_i V_{Dsat}^2}{2L}$$
 I-38

Hence, in saturation the current increases quadratically with $V_G - V_T$ because the inversion charge increase by this amount, as does the maximum potential drop along the channel.

I.4 Thin film Transistor

Thin film transistor is a kind of MOSFET. That is it has a similar structure to MOSFET. The difference between TFT and MOSFET is that the active layer can be any type of semiconductor and the active layer is deposited as a thin film on a different material substrate (glass for example) as shown in Figure I.14. Because the semiconductor layer is formed by deposition, the material has more defects and imperfections than in single crystalline semiconductor. The transport processes become complicated in TFT. In a TFT, the leakage current is always higher due to defects, the current is limited resulting in a lower mobility. To improve device performance, reproducibility, and reliability, the bulk and interface trap densities must be reduced to reasonable levels.




Figure I-14 Schematics showing show the difference between MOSFET and TFT

In addition, MOSFETs have p-n junctions at the source-drain regions, which are absent in TFTs. This is another important difference in device operation: even if both TFTs and MOSFETs rely on the field effect to modulate the conductance of the semiconductor close to its interface with

the dielectric. In TFTs this is achieved by an accumulation layer, while in MOSFETs an inversion region has to be formed close to that interface, i.e., a n-type conductive layer is created in a p-type silicon substrate (inversion) [42].

I.5 References

[1] J. E. Lilienfeld, "US Patent# 1,745,175," *January 18th*, 1930.

[2] L. J. Edgar, *Amplifier for electric currents*. Google Patents, 1932.

[3] L. J. Edgar, "Device for controlling electric current," Mar. 1933.

[4] O. Heil, "British Patent 439 457," *Appl. Filed*, vol. 4, 1935.

[5] W. Shockley, "The Theory of p-n Junctions in Semiconductors and p-n Junction Transistors," *Bell Labs Tech. J.*, vol. 28, no. 3, pp. 435–489, 1949.

[6] W. Shockley, "A unipolar' field-effect' transistor," *Proc. IRE*, vol. 40, no. 11, pp. 1365–1376, 1952.

[7] P. K. Weimer, "The TFT a new thin-film transistor," *Proc. IRE*, vol. 50, no. 6, pp. 1462–1469, 1962.

[8] P. K. Weimer, "A p-type tellurium thin-film transistor," *Proc. IEEE*, vol. 52, no. 5, pp. 608–609, 1964.

[9] P. K. Weimer, F. V. Shallcross, and H. Borkan, "A coplanar-electrode insulated-gate thin-film transistor," *IEEE Trans. Electron Devices*, vol. 10, no. 5, pp. 335–335, 1963.

[10] B. J. Lechner, F. J. Marlowe, E. O. Nester, and J. Tults, "Liquid crystal matrix displays," *Proc. IEEE*, vol. 59, no. 11, pp. 1566–1579, 1971.

[11] P. G. Le Comber, W. E. Spear, and A. Ghaith, "Amorphous-silicon field-effect device and possible application," *Electron. Lett.*, vol. 15, no. 6, pp. 179–181, 1979.

[12] T. Moustakas, "Sputtered hydrogenated amorphous silicon," *J. Electron. Mater.*, vol. 8, no. 3, pp. 391–435, 1979.

[13] A. Madan and R. Martins, *From materials science to applications of amorphous, microcrystalline and nanocrystalline silicon and other semiconductors*. Taylor & Francis, 2009. [14] A. Juliana, S. W. Depp, B. Huth, and T. Sedgwick, "Thin-film polysilicon devices for flat-panel display circuitry," in *SID International Symposium Digest of Technical Papers*, 1982, pp. 38–39.

[15] T. Nishimura, Y. Akasaka, H. Nakata, A. Ishizu, and T. Matsumoto, "Characteristics of TFT fabricated in laser-recrystallized polysilicon for active LC display," in *PROCEEDINGS OF THE SID*, 1982, vol. 23, pp. 209–213.

[16] M. Matsui, Y. Shiraki, Y. Katayama, K. L. I. Kobayashi, A. Shintani, and E. Maruyama,
"Polycrystalline-silicon thin-film transistors on glass," *Appl. Phys. Lett.*, vol. 37, no. 10, pp. 936–937, Nov. 1980.

[17] R. De Surville, M. Jozefowicz, L. T. Yu, J. Pepichon, and R. Buvet, "Electrochemical chains using protolytic organic semiconductors," *Electrochimica Acta*, vol. 13, no. 6, pp. 1451–1458, 1968.

[18] M. Pope and C. E. Swenberg, "Electronic processes in organic molecular crystals," *Oxf. Univ. Press N. Y. Tang CW VanSlyke SA 1987 Org. Electroluminescent Diodes Appl Phys Lett*, vol. 51, no. 913, pp. 89–103, 1982.

[19] H. Hoegl, "On Photoelectric Effects in Polymers and Their Sensitization by Dopants1," *J. Phys. Chem.*, vol. 69, no. 3, pp. 755–766, Mar. 1965.

[20] H. Shirakawa, E. J. Louis, A. G. MacDiarmid, C. K. Chiang, and A. J. Heeger, "Synthesis of electrically conducting organic polymers: halogen derivatives of polyacetylene,(CH) x," *J. Chem. Soc. Chem. Commun.*, no. 16, pp. 578–580, 1977.

[21] F. Ebisawa, T. Kurokawa, and S. Nara, "Electrical properties of polyacetylene/polysiloxane interface," *J. Appl. Phys.*, vol. 54, no. 6, pp. 3255–3259, 1983.

[22] F. So, *Organic electronics: materials, processing, devices and applications*. CRC press, 2009.

[23] Graciela Nall, *Organic Electronics*. The English Press, 2011.

[24] J. J. Brondijk, Device physics of organic field-effect transistors. s.n., 2012.

[25] Klauk, Hagen, ed. Organic electronics: materials, manufacturing, and applications. John Wiley & Sons, 2006.

[26] Y. W. Kwon *et al.*, "Transparent Transistors Based on Semiconducting Oxides," *MRS Online Proc. Libr. Arch.*, vol. 786, ed 2003.

[27] Z. Galazka, "6 - Growth Measures to Achieve Bulk Single Crystals of Transparent
 Semiconducting and Conducting Oxides," in *Handbook of Crystal Growth (Second Edition)*, P.
 Rudolph, Ed. Boston: Elsevier, 2015, pp. 209–240.

[28] H. A. Klasens and H. Koelmans, "A tin oxide field-effect transistor," *Solid-State Electron.*, vol. 7, no. 9, pp. 701–702, 1964.

[29] G. F. Boesen and J. E. Jacobs, "ZnO field-effect transistor," *Proc. IEEE*, vol. 56, no. 11, pp. 2094–2095, Nov. 1968.

[30] Y. Ohya, T. Niwa, T. Ban, and Y. Takahashi, "Thin Film Transistor of ZnO Fabricated by Chemical Solution Deposition," *Jpn. J. Appl. Phys.*, vol. 40, no. 1R, p. 297, Jan. 2001.

[31] R. L. Hoffman, B. J. Norris, and J. F. Wager, "ZnO-based transparent thin-film transistors," *Appl. Phys. Lett.*, vol. 82, no. 5, pp. 733–735, Jan. 2003.

[32] P. F. Carcia, R. S. McLean, M. H. Reilly, and G. Nunes, "Transparent ZnO thin-film transistor fabricated by rf magnetron sputtering," *Appl. Phys. Lett.*, vol. 82, no. 7, pp. 1117–1119, Feb. 2003.

[33] S. Masuda, K. Kitamura, Y. Okumura, S. Miyatake, H. Tabata, and T. Kawai, "Transparent thin film transistors using ZnO as an active channel layer and their electrical properties," *J. Appl. Phys.*, vol. 93, no. 3, pp. 1624–1630, Feb. 2003.

[34] J. Nishii *et al.*, "High Mobility Thin Film Transistors with Transparent ZnO Channels," *Jpn. J. Appl. Phys.*, vol. 42, no. 4A, p. L347, Apr. 2003.

[35] E. M. C. Fortunato *et al.*, "Wide-bandgap high-mobility ZnO thin-film transistors produced at room temperature," *Appl. Phys. Lett.*, vol. 85, no. 13, pp. 2541–2543, Sep. 2004.

[36] B. J. Norris, J. Anderson, J. F. Wager, and D. A. Keszler, "Spin-coated zinc oxide transparent transistors," *J. Phys. Appl. Phys.*, vol. 36, no. 20, p. L105, 2003.

[37] F. M. Hossain *et al.*, "Modeling and simulation of polycrystalline ZnO thin-film transistors," *J. Appl. Phys.*, vol. 94, no. 12, pp. 7768–7777, Dec. 2003.

[38] D. Zhang *et al.*, "Electronic transport studies of single-crystalline In2O3 nanowires," *Appl. Phys. Lett.*, vol. 82, no. 1, pp. 112–114, Dec. 2002.

[39] R. E. Presley, C. L. Munsee, C.-H. Park, D. Hong, J. F. Wager, and D. A. Keszler, "Tin oxide transparent thin-film transistors," *J. Phys. Appl. Phys.*, vol. 37, no. 20, p. 2810, 2004.

[40] "Thin-Film Transistor Fabricated in Single-Crystalline Transparent Oxide Semiconductor
| Science." [Online]. Available: http://science.sciencemag.org/content/300/5623/1269.
[Accessed: 23-Apr-2018].

[41] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors," *Nature*, vol. 432, no. 7016, pp. 488–492, Nov. 2004.

[42] S. M. Sze and K. K. Ng, *Physics of semiconductor devices*, 3rd ed. Hoboken, N.J: Wiley-Interscience, 2007.

Chapter II

a-IGZO thin films transistors

II.1 Introduction

Transparent conductors are neither 100% optically transparent nor metallically conductive. Over recent years intense research has been carried on n-type transparent conducting and semiconducting oxides (TCOs and TSOs, respectively). From the band structure point of view, the combination of the two properties in the same material is contradictory a transparent material and an insulator which processes fully filled valence and empty conduction bands. While metallic conductivity appears when the Fermi level lies within a band with large density of states to provide high carrier concentration. Crystalline Zinc oxide and indium oxide have been two of the most commonly used binary compounds in transparent electronics. More recently, ternary and quaternary compounds such as indium-zinc oxide (IZO) or gallium-indium-zinc oxide (IGZO) have also started to be explored. IGZO is an amorphous oxide semiconductor (AOS) is an alternative of crystalline oxide semiconductor. Now it is expected to be most promising material for transparent electronics due to the opportunity to combine low processing temperatures, amorphous structures and remarkable optical and electrical performance. This interest is due to the properties of AOS, which make them well suited for channel materials of thin film transistors (TFTs). TFTs based on IGZO have wide application but the most important application is in next generation flat panel displays (FPDs) such as active matrix, electronic papers (e-papers) and flexible, large area electronic devices [1].

This chapter is dived to two parts. The first presents the properties of TCO and AOS in general and specifically those of IGZO. In addition, the deposition of a-IGZO thin films by sol gel and characterization methods will be discussed. In the second part the fabrication and characterization TFT are presented.

II.2 IGZO properties

The AOS a-IGZO material is composed from three binary oxide In_2O_3 , Ga_2O_3 and ZnO. Binary oxide has crystalline phase but when mixed to form multi-component oxide, an amorphous phase is obtained as shown Figure II-1.a. In AOS multi-component each oxide affects the mobility as summarized in Figure II-1.b. As shown each fraction of the three oxide gives different properties. In_2O_3 , increases the mobility and the free electron density, Ga_2O_3 makes the material more stable and enhances its amorphization while ZnO forms the matrix for the other oxides [2].




Figure II-1 (a) Amorphous formation and (b) electron transport properties In_2O_3 , Ga_2O_3 thin films. The values in (b) denote the electron Hall mobility $(cm^2V^{-1}s^{-1})$ with density $(10^{18} cm^{-3})$ in parentheses [3].

II.2.1 Atomic structure

Figure II-2 shows the structure characterization by X-Ray Diffraction (XRD). In XRD result of IGZO films show any diffraction peaks assignable to crystalline phase. Those results can be used for determining the amorphous phase of IGZO. In general, mixing of two or more cation having different ionic charge and size is effective for enhancing the formation of an amorphous phase and destroy crystallization phase; this is the reason why AOSs are basically multicomponent system [4].




Figure II-2 XRD result[5]

II.2.2 Electronic structure of oxide

The difference between oxide semiconductors and conventional covalent semiconductors such as Si and GaAs can be understood from their electronic structures. This is important also for understanding the drawback and the advantage of oxides. This difference results in an important fact that it is easy to obtain good N-type electron conduction, but P-type hole conduction is difficult in oxide semiconductors; in fact, there have been a limited number of P-type oxides such as TCOs. Figure II-3 shows crystal structures of representative semiconductors, Si, GaAs, and ZnO, which are superimposed by iso-surfaces of wave functions $|\psi|^2$ of conduction band minimums (CBMs) and valence band maximums (VBMs).




Figure II-3 Wave functions of representative semiconductors such as Si, GaAs and ZnO.

In silicon, the conduction band minimum (CBM) and valence band maximum (VBM) are made of anti-bonding $(sp^3\sigma^*)$ and bonding $(sp^3\sigma)$ states of Si *sp* orbitals, and its band gap is formed by the energy splitting of the $\sigma^* - \sigma$ levels (Figure II-4.a). By contrast, oxides have strong ionicity and charge transfer occurs from metal to oxygen atoms (Figure II-4.b), and the electronic structure is stabilized by the Madelung potential formed by these ions, raising the electronic levels in cations and lowering the levels in anions. Consequently, the CBM is primarily formed by the unoccupied s orbitals and the VBM of cations by fully occupied O 2p orbitals, as represented in Figure II-4.c [5].




Figure II-4 Schematic electronic structures of silicon and ionic oxide semiconductors (a–c) Bandgap formation mechanisms in (a) covalent and (b,c) ionic semiconductors[3].

Different formation mechanisms of bandgaps in covalent (a) and ionic (b,c) semiconductors. (a) Bandgap of Si is formed of the energy splitting $\sigma^* - \sigma$ of levels. (b) Oxygen and metal (M) atoms are neutral in vacuum, but (c) ionized to O^{-2} and, e.g. M^{+2} respectively, when they come near due to the Madelung potential.

II.2.3 Band structure

There have been several works on the theoretical calculation of electronic structure and defects for IGZO. Those of c-IGZO and a-IGZO have been reported in Refs [6]–[9]. The pseudoband structure of a – $InGaZnO_4$ is shown in Figure II-5.b compared with of c – $InGaZnO_4$ in Figure II-5.a. The band structure of c-Si and a-Si shown in Figure II-6.




Figure II-5 (Pseudo-)band structures of (a) c-InGaZnO 4 and (b) a-InGaZnO4 [4].




Figure II-6 (Pseudo-)band structures of (a) c-Si and (b) a-Si.

The term "pseudo-band structure" is used because an amorphous material does not have a periodic structure and the band theory is not applied in exact sense. The pseudo-periodic calculations are effective to find band dispersion and effective mass. The band structure show similarity between c-IGZO and a-IGZO. Definitely, the effective masses are $0.28m_e$ for c-IGZO and $0.30 m_e$ for a-IGZO. For Si it is clear that all bands become almost flat in a-Si indicating that electrons and holes are strongly localized. Same thing is observed in IGZO. This implies that IGZO is insensitive to disordered amorphous structure but Si very sensitive to a disordered structure [4].

II.2.4 Origin large Electron mobility in AOS

It is supposed that the properties of amorphous semiconductors are greatly degraded compared with their corresponding crystalline phases, which is actually the case for silicon because intrinsic crystalline silicon exhibits an electron mobility of $1500 \ cm^2 V^{-1} s^{-1}$, which deteriorates to less than $2 \ cm^2 V^{-1} s^{-1}$ in a-Si. On other hand, AOSs exhibit large electron mobility

of greater than $10 \ cm^2 V^{-1} s^{-1}$ even in amorphous structures [5]. To understand this behavior, two cases are defined (1) covalent semiconductor and (2) ionic semiconductor. In case (1), the magnitude of the overlap between, the empty orbital of the neighboring atoms is very sensitive to the variation in bond angles and forms different energy electronic states at different position. As a result, rather deep localized states would be created at somewhat high concentrations and in that way the drift mobility would be largely degraded due to cattier scattering/trapping by defects. In contrast, the magnitude of the overlap in case (2) is different largely depending on the choice of metal if the spatial spread of the s orbital is larger than the inter-cation distance, the magnitude of the wave function overlaps is insensitive to the bond angle distribution and the s orbitals are isotropic in shape. As a consequence, it is anticipated that these ionic amorphous materials consisting of heavy post transition cations have large band dispersion, small carrier effective mass and large mobility comparable to those in the corresponding crystals. Thus, candidates for good TOS having large electron mobilities comparable to those of ions with an electronic configuration $(n-1)d^{10}ns^0$ where $n \ge 5$ [10].

Figure II-7 illustrates the comparison of orbitals in Si (Figure II-7.a and Figure II-7.b) and amorphous oxide semiconductor r(Figure II-7.c and d). Figure II-7.a and b show crystalline states while Figure II-7.b and d show amorphous states. From Figure II.3.a and b it may be understood intuitively degradation in electron mobility while we can notice the mobility less effected in AOS. Convectional amorphous semiconductors such as a-Si:H and a-Si show much deteriorated carrier transport properties than associated crystalline materials. This is because the chemical bonds in the covalent semiconductors are made of sp^3 or p orbitals that have strong spatial directivity. Therefore, the strained chemical bonds in amorphous structures from rather deep and high-density localized states below CBM and above VBM producing carrier trapping. By contrast, as CBMs of oxides are made of spherically spread *s* orbitals are not altered largely by disordered amorphous structures; therefore, electronic levels of CBM are insensitive to local strained bonds and electron transport is not largely affected. This is the reason why AOSs exhibit large electron mobilities even amorphous structures.




Figure II-7 Schematic orbital drawings of carrier pathways in (a) crystalline Si, (b) amorphous Si, (c) crystalline oxides, and (d) amorphous oxides [11].

II.2.5 Optical properties of a-IGZO

a-IGZO have wide band gap and high transmittance. The transmittance characterized by UV-VIS technique. a-IGZO thin films show high transmittance about 90%. Figure II-8 shows measured transmittance of a-IGZO thin films [12].




Figure II-8 Optical transmittance spectra of glass substrate and glass/a-IGZO thin film samples [12].

Band gap values of a-IGZO are usually estimated by Tauc's plot [13], which has the form of $\alpha E = [B(E - E_a]^r$ where α is the absorption coefficient, E the photon energy and B and r constants. Supposing parabolic bands and distinction of the k-selection rule for optical transition, r=2 is generally employed as plotted in Figure II.9. It has been found that the estimated bandgaps (Tauc's gaps) are 3.0-3.2 eV for a-IGZO and expected to be larger for high-quality films. It may be worth to notice that optical spectra also provide information about subgap density of states.




Figure II-9 Optical. absorption. spectra. of. a-IGZO. films. deposited. by. RF. magnetron. sputtering. and. PLD at RT plotted. in. terms of Tauc's plot [13].

II.2.6 Defect levels in IGZO

The incorporation of IGZO semiconductors in electronic devices necessitates a study of their new and unique properties. For semiconductor device application, the electronic structure in the bandgap is also important because defect states in the band gap deteriorate the device performance particularly in TFTs and other a-IGZO applications. However, amorphous semiconductor, carrier transport properties and mechanisms are strongly influenced by structural randomness. Figure II-10 shows a schematic view of density of states (DOS) in the bandgap D(E) for a-IGZO and a-Si:H. Amorphous materials characterized by tail states below the conduction band minimum (CBM) and above the valance band maximum (VBM). tails bands which is the result of disorder in the structure. a-Si:H has different charges due to donor and acceptor levels. The different charge states are labeled as $D^- /D^0 / D^+$. A similar subgap DOS has been revealed for a-IGZO as shown Figure II-10.a. There are some differences because the type of chemical bounds in the two materials. The D(E) are smaller in a-IGZO compared to a-Si:H [14].




Figure II-10 Schematic models of subgap DOS in (a)a-IGZO and (b) a-Si:H [14].

Many works investigated the origin the defect states in band gap. They use several methods to characterize and modulate sub-gap states. Their defect origin was confirmed by density function theory (DFT) calculations) and optical and electrical analyses of deep defect levels by different techniques such as deep-level transient spectroscopy (DLTS), isothermal capacitance transient spectroscopy (ICTS), and photothermal deflection spectroscopy (PDS). These techniques can provide detailed information on defects while hard X-ray photoelectron spectroscopy (HX-PES) gives additional insight into defect levels inside the bandgap [15].

II.2.6.a Oxygen vacancy

The oxygen vacancy (OV) formation in AOS results in partial reduction of the material where the two electrons, left when removing a neutral O atom, reduces OV to OV²⁺. It is clear when the defect equation for an OV is written in a Kröger–Vink notation as $OV \rightarrow OV^{+2} + 2e^{-1}$ [6]. Therefore, OV acts like a donor and is double positively charged when fully ionized. There are two ways for formation oxygen vacancy. (1) oxygen atom absence during film deposition. (2)

the existence of H atoms in AOS forming O - H. React two O - H with each other and cause additional OV, like the following equation $M - O - H + M - O - H \rightarrow OV^{+2} + M - O - M + H_2O + 2e^-$ [16], [17]. OV is very difficult to characterize directly but its effects on the electronic state and optical properties are measurable. Their origin was confirmed by DFT, TCAD Simulation. CPM and C-V characterization are used to estimate the OV defect position near CBM. While this proposition needs more study, HX-PES gives additional perception into defect levels inside the bandgap. HX-PES results indicate that hydrogen atoms occupying OV sites in IGZO are the main donors in this semiconductor deep states near VBM [18].

II.2.6.b Deep States

HAXPES is useful to observe these subgap defects and provides more reliable information from a deep bulk region. Figure II-11 shows HAXPES spectra around the band gap region. Since the report of the near-VBM states in a-IGZO by HAXPES, many groups have investigated the origins of the near- VBM states [19], [20]. Some groups firstly indicated that oxygen deficiencies with free space (voids) would be a plausible origin based on density functional theory (DFT) calculation. While, weakly bonded (in other words, undercoordinated or disordered) O is also considered as another origin based on experimental results and beyond-DFT calculations [19]. On the other hand, some groups have reported that the usual a-IGZO films contain hydrogen impurity at concentrations $[H]>10^{20}cm^{-3}$, and it exists in the –OH form. The hydrogen impurity causes different effects; some hydrogen atoms passivate shallow traps and improve TFT performance, while others cause extra threshold voltage (V_{th}) shift (ΔV_{th}) and temperature instability. Therefore, it is proposed that the hydrogen impurity atoms in a-IGZO work as shallow donors, but the generated free electrons are trapped and compensated by excess oxygen atoms/molecules incorporated during the film deposition and/or thermal annealing [19]. Therefore, OH is probable the most plausible origin for the near- VBM state [20].




Figure II-11 HAXPES spectra around the band gap region [19]

II.3 Growth a-IGZO thin films by sol-Gel

The sol-gel process is a chemical synthesis technique for preparing gels, glasses, and ceramic powders. The sol-gel process generally involves the use of metal alkoxides, which undergo hydrolysis and condensation polymerization reactions to give gels. The production of glasses by the sol-gel method permits preparation of glasses at far lower temperatures than is possible by using conventional melting. It also makes possible synthesis of compositions that are difficult to obtain by conventional means because of problems associated with volatilization, high melting temperatures, or crystallization. In addition, the sol-gel approach is a high-purity process that leads to excellent homogeneity and is adaptable to producing films and fibers as well as bulk pieces [21].

The sol-gel process is typically based on the use of alkoxide starting reagents and alcohol solvents. Depending on the material system and starting reagent reactively common alcohols, such as methanol and ethanol, may used, however more reactive alkoxide starting reagents, less

common alcohols such as 2-methoxyethanol and propanediol have also found widespread utilization. Consideration in selection of reagents and solvent are to exert control over the hydrolysis and condensation reaction that lead to oligomerization, i.e, the development of short polymeric species.

The reaction in the sol-gel process that lead to formation of oligometric species with M - O - M bonds are as follows [22]:

Hydrolysis

$$M(OR)_{x} + H_{2}O \rightarrow M(OR)_{x-1}(OH) + ROH \qquad II-H$$

Condensation (water elimination)

$$2M(OR)_{x-1}(OH) \to M_2O(OR)_{2x-2} + H_2O \qquad II-2$$

Condensation (alcohol elimination)

$$2M(OR)_{x-1}(OH) \to M_2(OR)_{2x-3}(OH) + ROH$$
 II-3

The Figure II-12 summarized and explain processing stages in chemical solution deposition of thin films.




Figure II-12 Processing stages in chemical solution deposition of thin films. Controllable parameters are shown on the left.

II.3.1 Spin coating

Spin coating has been used to deposit ultrathin to relatively thick coatings on flat substrates for several decades. Various materials, including resin, epoxy polymers and sol-gel stock solution, have been successfully coated on metal, glass, ceramic, plastic, paper and semiconductor substrates in different industries.

This technique normally uses the material to be coated in its liquid from or dissolved in a liquid solvent. Typically, the substrate to be coated in held in place using a motor-driven vacuum

chuck, as show Figure II-13, and the coating solution is dispensed on the substrate either manually or by an automated robotic arm. The substrate is then accelerated to very high angular velocities (\sim 300 to 10,000 rpm) during which the excess liquid spun off from the substrate leaving a thin uniform coating. Thicknesses of less than 30 nm to few microns per layer can be easily achieved. The centrifugal forces created by equilibrium between the centrifugal forces created by the rapid spinning and the viscous forces determined by the viscosity of liquid. The film thickness can be varied by controlling the spin and time, as well as the viscosity of the solution.




Figure II-13 Spin coating method.

Technique	Thickness	Advantage	Limitations	Application
Spin coating	10nm-5µm	Uniformity,	Requires flat	Photoresists,
		reproducibility,	substrate, high	dielectric layers,
		excellent,	material loss	flat panel
		thickness		displays
		control, low cost		

II.4 Characterization a-IGZO thin films

II.4.1 X-Ray Diffraction characterization

This very important experimental technique has long been used to address all issues related to the crystal structure, lattice constants and crystallography, identification of unknown materials, orientation of single crystals and preferred orientation of polycrystals, defects, stresses, etc [23].

The basic principles associated with diffraction (in reflection, transmission or glancing angle geometry) are generally introduced with reference to X-ray scattering and interference. X-rays are a form of energetic electromagnetic radiation of wavelength $\approx 10^{-10}$ – $10^{-11}m$ of comparable size to the spacing of atoms within a solid. A crystal lattice comprises a regular array of atoms; the electron clouds around these acts as point sources for spherical X-ray wavelets, through a process of absorption and re-emission, when interaction with an incident beam of X-ray occurs. The positions of the resultant maxima in scattering intensity may be used to deduce crystal plane spacing and hence the structure of an unknown sample. Geometrical considerations show that the scattering angles corresponding to diffracted intensity maxima can be described by the Bragg equation [24]:

$$n\lambda = 2dsin\theta$$
 II-4

This equation (Sometimes expressed as $\lambda = 2d_{hkl}sin\theta_{hkl}$) describes the minimum condition for the coherent diffraction of a monochromatic X-ray beam from a set of planes of a primitive lattice. Figure II.14 illustrates the geometrical conditions associated with Bragg diffraction from a set of $\{hkl\}$ planes spaced d_{hkl} apart, with X-rays incident at a Bragg angle θ being diffracted through an angle 2 θ . The path difference between the X-rays 'reflected' from successive planes must be equivalent to an integer number of wavelengths n for constructive interference to occur [23].




Figure II-14 Geometric illustration of Bragg diffraction. For constructive interference, $n\lambda = AB + BC = 2dsin\theta$.

Since amorphous materials do not exhibit long-range order, their diffraction profiles show diffuse intensities rather than well-defined maxima [25].

Figure II-15 shows an X-ray diffractometer. An X-ray diffractometer comprises a source of X-rays, the X-ray generator, a diffractometer assembly, a detector assembly and X-ray data collection and processing systems. The diffractometer assembly controls the alignment of the beam, as well as the position and orientation of both the specimen and the X-ray detector. An X-ray spectrum is usually recorded by rotating an X-ray detector about the sample, mounted on the diffractometer goniometer stage. The goniometer allows the sample to be rotated about one or more axes [24].




Figure II-15 A sample mounted on a goniometry which can be rotated about one or more axis, and a detector which travels along the focusing circle in the Bragg–Brentano geometry.

II.4.2 UV-VIS Spectroscopy

Optical transmission or absorption measurements determines the optical absorption coefficient [26]. The absorption coefficient is usually measured via the transmission coefficient of the electromagnetic radiation through the sample. When the electromagnetic field with intensity I_0 hits the sample, only part of it, TI_0 , is transmitted, the other part RI_0 being reflected as shown Figure II-16.




Figure II-16 Light transmission and reflection from a sample.

On propagation through bulk materials, the transmitted intensity of the radiation with frequency ω is given by [26].

$$I(\omega) = T(\omega)I_0(\omega) = [1 - R(\omega)]I_0(\omega)exp(-\alpha_{tot}(\omega)d]$$
 II-5

Where d is the thickness of the sample, $[1 - R(\omega)]I_0(\omega)$ is the fraction of incident radiation intensity which enters the sample, and the total absorption (called sometimes extinction) is $\alpha_{abs} = \alpha_{abs} + \alpha_{scat}$. The transmission coefficient is defined as

$$T(\omega) = I(\omega)/I_0(\omega)$$
 II-6

A spectrometer for measuring $I(\omega)$ in the visible and UV consists of light source, a monochromator or polychromator, and a detector as shown Figure II-17.




Figure II-17 Schematic of UV- visible spectrophotometer.

Light from the source is first dispersed by a monochromator, and the resulting monochromatic light is sent to the sample and recorded by a detector. The spectra at the far right depicts the components of typical visible-UV spectrometer and how they are used to measure $I(\omega)$. Tow lamps send a beam of light from a visible and UV light source. Monochromators (single wavelength) are instruments that disperse the different component of the light emitted by the source.

Optical elements such as mirrors and beam splitter are used to manipulate the light beams. One beam, the sample beam, passes through a small transparent container (cuvette) containing a solution of the compound being studied in a transparent solvent. The other beam, the reference, passes through an identical cuvette containing only the solvent. The intensities of these light beams are then measured by electronic detectors and compared. The intensity of the reference beam, which should have suffered little or no light absorption, is defined as I₀. The intensity of the sample beam is defined as I. Over a short period of time, the spectrometer automatically scans all the component wavelengths in the manner described. The ultraviolet (UV) region scanned is normally from 200 to 400 nm, and the visible portion is from 400 to 800 nm. Near infrared beam may be used for extra information. Various types of UV-Vis spectrometers, which contain the above optical components and a control computer, are commercially available [27].

II.5 Fabrication a-IGZO TFT

II.5.1 TFT structure

This section describes transistors with a-IGZO as an active layer in TFT. a-IGZO TFT control the electron current across source and drain (S/D) regions formed in a-IGZO, using a gate field through an insulating film. Structures of a-IGZO TFT can be roughly classified into the following four categories, depending on the positions of the active layer, gate electrode, and S/D electrodes and to classify them into combinations of top/bottom gate and top/bottom contact [15]:

- Top gate top contact
- Bottom gate top contact
- Inverted staggered (etch stopper)
- Inverted staggered (channel etch)




Figure II-18 of the four different TFT structures.

1. Top gate top contact

The top-gate structure was used for TFTs using epitaxial layers in which it is difficult to form a bottom electrode. This structure has other advantages. For example, it requires only two patterning mask steps at minimum, and the upper gate insulator and electrode act as passivation layers that protect the channel layer from degradation due to atmospheric exposure. Compared with other structures, the parasitic capacitance between S/D and gate electrodes is reduced. Moreover, the channel region in top gate, top contact is not exposed to any etching damage, which improves the transistor characteristics. Being a top-gate-type structure, it can easily employ a thin gate insulator and scale down the channel length [28].

2. Bottom gate top contact

Bottom-gate structures are common in laboratory research because commercially available SiO₂/Si wafers can be used for the gate insulator and electrode, respectively, and TFT structures are easily formed by the deposition of a channel layer with a single mask step to form the source

and drain electrodes This structure is, of course, not applicable to practical displays, and it has various disadvantages. For example, (i) the back-channel surface is exposed to the atmosphere, and therefore the TFT characteristics can be affected by the adsorption, desorption and diffusion of atmospheric gases, causing instability. (ii) The gate—source/drain overlaps are very large and result in a large parasitic capacitance, which slows the response of devices and circuits. Both gate structures can employ either top-contact or bottom-contact structures. An advantage of the top-contact structure for oxide TFTs is that it can minimize the oxidation of the source/drain electrodes at the semiconductor channel interface, and geometrically accurate contacts can easily be formed. On the other hand, using a bottom-contact structure, more care is required to make good contacts with the upper channel layer, such as by forming taper-edge structures in the electrodes [28].

3. Inverted staggered (etch stopper /channel etch)

The inverse-staggered structure used in a-Si TFT backplanes in flat-panel displays such as LCDs. This structure is often adopted for research and development of oxide semiconductors, because of the availability of production lines, equipment, and processes. One reason for this is that the same structures are used for a-Si:H TFTs. These structures employ bottom-gate and top-contact configurations, which are further classified by the structure above the channel layer. One is an etch-stopper structure, where an etching protection layer is formed before forming the source and drain; the latter are patterned by etching. The other is a channel-etch structure where a part of the channel layer is removed when the source and drain are formed by etching. The channel-etching procedure damages the back- channel surface and can cause the degradation of TFT characteristics; it also requires a thick channel to stop etching in the channel layer. The etch-stopper structure is free from these problems but requires an extra patterning mask. Both structures have been employed for the mass production of a-Si:H TFTs and are also used for AOS TFTs [28].

II.5.2 TFT process fabrication

In this section we focus on the process fabrication of the two structures: bottom gate top contact and staggered inverted.

II.5.2.a Bottom gate top contact structure

We use commercial substrate Si n+ (work as gate and substrate) with SiO₂ layer (dielectric). The substrate cleaned by acetone, propanol and deionized water. After dry with nitrogen gas if possible. The a-IGZO layer deposited after cleaning process. Next shadow mask to define source and drain electrodes. Widely known make annealing step after source and drain disposition. The Figure II-19 summarized fabrication Bottom gate top contact on Si/SiO₂ substrate




Figure II-19 Process flow used to produce oxide TFTs bottom gate using commercial Si/SiO₂

II.5.2.b Staggered inverted structure

In this structure we can use many types of substrate flexible and glass. First step is cleaning by acetone and IPA(ISO propyl Alcohol) and use a mask#1 for define gate electrode. Sputtering of dielectric. Secondly using mask#2 to define dimensions of gate insulator. Etching of dielectric by RIE (Reactive-ion etching). After use mask#3 for determine width and length of active layer. Sputtering a-IGZO. Disadvantage this structure need vacuum equipment plus high clean chamber. Next lift of semiconductors and use mask#4 for pattering of source/drain electrodes finally sputtering of source and drain life off of source electrodes favorable make annealing as last step. The *Figure II-20* show illustration to descript process of fabrication Staggered structure.




Figure II-20 Process flow used to produce oxide TFTs Inverted staggered gate using employing glass substrates

II.6 TFT characteristics and performance indexes

TFTs are three terminal field-effect devices. The ideal operation of an n-type TFT depends on the existence of an electron accumulation layer at the dielectric/semiconductor interface. This is achieved for a gate voltage (V_{GS}) higher than a certain threshold (V_T), corresponding to downward band-bending of the semiconductor close to its interface with the dielectric [28], [29].

II.6.1 I-V characteristics

TFT indexes are usually deduced from the output characteristics, where the source-to-drain current (I_{DS}) is plotted against the source-to-drain voltage (V_{DS}) for various gate-to-source voltages (V_{GS}), and from the transfer characteristics, where I_{DS} is plotted against V_{GS} for various V_{GS} , as shown in Figure II-21.




Figure II-21 Typical a) output and b) transfer characteristics of a n-type oxide TFT[29].

As a simple analytical model, analytical formulas on gradual channel approximation are used. As explained in chapter.I I_{DS}, the drain current of a MOSFET is expressed as the sum of the diffusion and drift currents. For $V_{GS} > V_T$, provided that positive drain (V_{DS}) is applied, current flows between the drain and source electrodes (I_{DS}), corresponding to the *on-state* of the TFT. For $V_G < V_T$, regardless of value of V_{DS} the upward band-bending of the semiconductor close to the interface with dielectric is verified, resulting in a low I_{DS} that corresponds to the TFT *off-state*.

Depending on V_{DS} , different operation regimes can be observed during on state as given by the following equation:

$$I_{DS} = \begin{cases} C_i \mu_{FE} \frac{w}{L} \Big[(V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \Big] & \text{for } (V_{GS} - V_T > V_{DS}) \\ C_i \mu_{sat} \frac{w}{2L} (V_G - V_T)^2 & \text{for } (V_G - V_T \le V_{DS}) \end{cases}$$
 II-7

Where C_i is the gate capacitance per unite area, W is the channel width and L is the channel length. μ_{FE} is the field-effect mobility and μ_{sat} is the saturation mobility.

- Pre-pinch-off regime or linear regime for $V_{DS} < V_{GS} V_T$ for low V_{DS} . The quadratic term can be neglected.
- Post-pinch-off or saturation regime for $V_{DS} > V_{GS} V_T$.

The measured output characteristics, $I_{DS} - V_{DS}$, of the TFT are shown in Figure II-21.a. The measurement is performed for different gate bias voltages and for each gate bias voltage the drain bias voltage V is swept from 0 to 30 V to show clearly the pre- and post-pinch-off regimes defined above. Different qualitative information can be assessed from the output characteristics. A decreasing separation between $I_{DS} - V_{DS}$ curves for increasing V_G is indicative of μ degradation for that V_{GS} range and the flatness of the $I_{DS} - V_{DS}$ curves at the post-pinch-off regime permits to evaluate if the channel layer can be fully depleted close to the drain electrode for the range of V_{GS} and V_{DS} used. The saturation region are important for the operation of OLED displays and should be as horizontal as possible. The low V_{DS} region (linear) also provides useful information regarding the contact resistance.

Transfer characteristics, where V_{GS} is swept for a constant V_{DS} , permit to extract a large number of measurable electrical parameters, which are summarized in the next sub-sections [14], [29], [30].

• I_{On}/I_{off} this is simply defined as the ratio of the maximum to the minimum I_{DS} . The minimum I_{DS} is generally given by the noise level of the measurement equipment or by the gate leakage current, while the maximum I_{DS} depends on the semiconductor material itself and on the effectiveness of capacitive injection by the field effect. $I_{On}/I_{off}On/off$ above 10⁶ are typically obtained in TFTs and a large value is required for their successful usage as electronic switches.

• V_T and turn-on voltage (V_{on}) : V_T corresponds to the V_{GS} for which an accumulation layer or conductive channel is formed close to the dielectric/semiconductors interface, between the source and drain electrodes. For an n-type TFT, depending upon whether V_T is positive or negative, the devices are designated as enhancement or depletion mode, respectively. A simple method to determine V_T is to use a liner extrapolation of the $I_{DS} - V_{GS}$ plot for low V_{DS} or of the $I_{DS}^{1/2} - V_{GS}$ for high V_{DS} . The concept of V_{on} is widely used in the literature, simply corresponding to the V_{GS} at which I_{DS} starts to increase as shown in Figure II-21.

• Subthreshold swing (S): Another important TFT parameter is the subthreshold voltage swing (S value), which reflects the value of V_{GS} required to obtain 10 times larger I_{DS} in the subthreshold region. It is defined as the inverse of the maximum slope of the transfer characteristic.

$$S = \left(\frac{dlog(I_{DS})}{dV_{GS}}|max I_{DS}\right)^{-1}$$
 II-8

The importance of *S* is that it determines the minimum V_{GS} required to turn a TFT from the off state to the on state, roughly estimated as $\Delta V_{GS,min} = S \times R_{on/off}$. It also provides important information about the quality of a TFT. It is related to the trap density in the band gap (subgap traps) at the Fermi level (D_{sg}) as

$$S = ln10 \times \frac{k_b T}{e} \left(1 + \frac{e D_{sg}}{C_i} \right)$$
 II-9

 K_b, T , *e* are the Boltzmann constant, the temperature and the electron charge respectively.

• **Mobility** (μ) this is related to the efficiency of carrier transport in a material, affecting directly the I_{DS} maximum. Based on the analytical formulas, the mobility in each region can be

calculated separately for the two regions. The mobility in linear and saturation regions are called field effect mobility and saturation mobility and given by the following formulas.

Field effect mobility

$$\mu_{FE} = \frac{L}{WC_i} \frac{1}{V_{DS}} \frac{\partial I_{DS}}{\partial V_{GS}}$$
 II-10

• Saturation mobility

$$\mu_{sat} = \frac{2L}{Wc_i} \left(\frac{\partial \sqrt{I_{DS}}}{\partial V_{GS}} \right)^2$$
 II-11

II.7 References

[1] J. K. Jeong, "The status and perspectives of metal oxide thin-film transistors for active matrix flexible displays," *Semicond. Sci. Technol.*, vol. 26, no. 3, p. 034008, Mar. 2011.

[2] K. Nomura, A. Takagi, T. Kamiya, H. Ohta, M. Hirano, and H. Hosono, "Amorphous Oxide Semiconductors for High-Performance Flexible Thin-Film Transistors," *Jpn. J. Appl. Phys.*, vol. 45, no. 5B, pp. 4303–4308, May 2006.

[3] T. Kamiya and H. Hosono, "Material characteristics and applications of transparent amorphous oxide semiconductors," *NPG Asia Mater.*, vol. 2, no. 1, pp. 15–22, Jan. 2010.

[4] Z. C. Feng, Handbook of Zinc Oxide and Related Materials.

[5] T. Kamiya, K. Nomura, and H. Hosono, "Origins of High Mobility and Low Operation Voltage of Amorphous Oxide TFTs: Electronic Structure, Electron Transport, Defects and Doping*," *J. Disp. Technol.*, vol. 5, no. 12, pp. 468–483, Dec. 2009.

[6] C. G. Enke, "Nonstoichiometry, diffusion, and electrical conductivity in binary metal oxides.," *Mater. Corros. Korros.*, vol. 25, no. 10, pp. 801–802, Oct. 1974.

[7] W.-J. Lee, E.-A. Choi, J. Bang, B. Ryu, and K. J. Chang, "Structural and electronic properties of crystalline InGaO3(ZnO)m," *Appl. Phys. Lett.*, vol. 93, no. 11, p. 111901, Sep. 2008.

[8] J. E. Medvedeva and C. L. Hettiarachchi, "Tuning the properties of complex transparent conducting oxides: Role of crystal symmetry, chemical composition, and carrier generation," *Phys. Rev. B*, vol. 81, no. 12, p. 125116, Mar. 2010.

[9] K. Nomura, T. Kamiya, H. Ohta, T. Uruga, M. Hirano, and H. Hosono, "Local coordination structure and electronic structure of the large electron mobility amorphous oxide semiconductor In-Ga-Zn-O: Experiment and ab initio calculations," *Phys. Rev. B*, vol. 75, no. 3, p. 035212, Jan. 2007.

[10] P. Barquinha, R. Martins, L. Pereira, and E. Fortunato, *Transparent Oxide Electronics: From Materials to Devices*. Chichester, UK: John Wiley & Sons, Ltd, 2012.

[11] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors," *Nature*, vol. 432, no. 7016, pp. 488–492, Nov. 2004.

[12] C.-Y. Tsay and T.-Y. Yan, "Solution processed amorphous InGaZnO semiconductor thin films and transistors," *J. Phys. Chem. Solids*, vol. 75, no. 1, pp. 142–147, Jan. 2014.

[13] J. Tauc, Ed., Amorphous and Liquid Semiconductors. Springer US, 1974.

[14] S. D. Brotherton, *Introduction to thin film transistors: physics and technology of TFTs*. Cham; New York: Springer, 2013.

[15] N. Kimizuku and S. Yamazaki, Eds., *Physics and technology of crystalline oxide semiconductor CAAC-IGZO. Fundamentals.* Chichester, West Sussex, United Kingdom; [Hoboken, New Jersey]: Wiley, 2017.

[16] K. Nomura, T. Kamiya, H. Ohta, M. Hirano, and H. Hosono, "Defect passivation and homogenization of amorphous oxide thin-film transistor by wet O2 annealing," *Appl. Phys. Lett.*, vol. 93, no. 19, p. 192107, Nov. 2008.

[17] M. Nakashima *et al.*, "Origin of major donor states in In–Ga–Zn oxide," *J. Appl. Phys.*, vol. 116, no. 21, p. 213703, Dec. 2014.

[18] K. Nomura *et al.*, "Subgap states in transparent amorphous oxide semiconductor, In–Ga– Zn–O, observed by bulk sensitive x-ray photoelectron spectroscopy," *Appl. Phys. Lett.*, vol. 92, no. 20, p. 202117, May 2008.

[19] H. Tang *et al.*, "Effects of residual hydrogen in sputtering atmosphere on structures and properties of amorphous In-Ga-Zn-O thin films," *J. Appl. Phys.*, vol. 118, no. 20, p. 205703, Nov. 2015.

[20] T. Orui *et al.*, "Charge Compensation by Excess Oxygen in Amorphous In–Ga–Zn–O
Films Deposited by Pulsed Laser Deposition," *J. Disp. Technol.*, vol. 11, no. 6, pp. 518–522,
Jun. 2015.

[21] L. C. Klein, Ed., *Sol-Gel technology for thin films, fibers, preforms, electronics, and specialty shapes.* Park Ridge, N.J., U.S.A: Noyes Publications, 1988.

[22] D. B. Mitzi, Ed., Solution processing of inorganic materials. Hoboken, N.J: Wiley, 2009.

[23] M. Birkholz, "Thin Film Analysis by X-Ray Scattering," p. 381.

[24] M. Ohring, *Materials Science of Thin Films*. Elsevier, 2001.

[25] A. J. Blake and W. Clegg, Eds., *Crystal structure analysis: principles and practice*, 2nd ed. Oxford ; New York: Oxford University Press, 2009.

[26] D. Dragoman and M. Dragoman, *Optical characterization of solids*. Berlin; London: Springer, 2011.

[27] H.-H. Perkampus, *Uv-vis spectroscopy and its applications*. Place of publication not identified: Springer-Verlag Berlin An, 2012.

[28] T. Kamiya, K. Nomura, and H. Hosono, "Present status of amorphous In–Ga–Zn–O thinfilm transistors," *Sci. Technol. Adv. Mater.*, vol. 11, no. 4, p. 044305, Feb. 2010.

[29] A. Facchetti and T. Marks, "Transparent Electronics: From Synthesis to Applications," p.477.

[30] J.-H. Lee, D. N. Liu, and S.-T. Wu, *Introduction to flat panel displays*. Chichester, U.K: Wiley, 2008.

Chapter III

Simulation and fabrication of a-IGZO thin film transistors

III.1 Introduction

Physics of thin film transistors (TFT) attract many groups to understand its working phenomena. Accumulation, electron recombination...etc are amongst many phenomena. In this chapter, TFT simulation and fabrication are detailed. The simulation of the TFT is carried out using Silvaco Atlas. The simulation of TFT is based on defining its structure and the physics models used and solving equations that describe the transport phenomena in semiconductors. The output of simulation are current-voltage characteristics and internal parameters such as electron concentration and electrics field, defects...etc. Fabrication of TFT by sol gel is common for easy fabrication of TFT. A fabricated TFT bottom structure by sol gel method is demonstrated.

III.2 Simulation IGZO thin film transistors

Simulation is the process of using a computer to solve complicated equations that describe involved phenomena. Solution of equations can give behavior prediction of a real experience. Semiconductor simulation involves the numerical solution of equations describing the physics of semiconductor materials. In the present case, a computer software is used to solve equations that describe phenomena in semiconductor materials such as drift diffusion, Poisson equation and carrier continuity equations. An available commercial tool SILVACO TCAD. SILVACO TCAD is the abbreviation of **Sil**icon **Va**lley **Co**rporation Technology Computer Aided Design is used to simulate TFTs.

III.2.1 Fundamentals of Device Simulation

Device simulation has two main purposes: to understand and to depict the physical processes in the inside of a device, and to make reliable predictions of the performance of devices. The quality of physical models is vital for understanding of the physical processes in semiconductor devices and for reliable prediction of device characteristics. Many years of research into device physics has resulted in a mathematical model describing the operation of many semiconductor devices. This model consists of a set of fundamental equations that link together the electrostatic potential and the carrier densities within a simulation domain. These equations consist of Poisson's equation, current continuity equations, and transport equations. The analyses of most semiconductor devices include the calculation of the electrostatic potential within the device as a function of the charge distribution [1].

To calculate the electrical behavior of a semiconductor device we use fundamental electrostatic properties. Those equations are [1]:

$$\frac{dE}{dx} = \frac{q}{\varepsilon_s} \left(p - n + N_d - N_a \right)$$
 III-1

and

$$E = -\frac{d\psi}{dx} \qquad \qquad \text{III-2}$$

Where *E* is electrical field while *q* and ε_s are electron charge and dielectric constant of the semiconductor's material. The total carries concentration expressed by hole (*p*) concentration minus electron concentration (*n*) plus the sum of difference between donor density (*N_d*) and acceptor density (*N_a*). Replacing equation III-2 into III-1 give Poisson equation [1]:

The continuity equation describes a basic concept, namely that a change in carrier density over time is due to the difference between the incoming and outgoing flux of carriers plus the generation and minus the recombination. The continuity equation for electron and holes expressed by [2]:

$$\frac{\partial n}{\partial t} = \frac{1}{q} \nabla J_n + G_n - R_n$$
 III-3

$$\frac{\partial p}{\partial t} = \frac{1}{q} \nabla J_p + G_p - R_p \qquad \text{III-4}$$

Here J_n and J_p are the electron and hole current densities respectively; G_n and G_p are the generation rates for electron and holes respectively and R_n and R_p are recombination rates for electron and holes respectively. There are several of transport models express transport charge in semiconductor devices such as drift-diffusion, the energy balance model and the hydrodynamic model.

The simplest model of charge transport is the drift-diffusion model. It can give a very close prediction to experimental results in TFT devices. The current densities in the continuity equation can be written according to drift-diffusion model as

$$J_n = -q\mu_n n \,\nabla \varphi_n \qquad \qquad \text{III-5}$$

$$J_p = -q\mu_p p \,\nabla \varphi_p \qquad \qquad \text{III-6}$$

Here μ_n and μ_p are the electron and the hole mobilities, respectively, and φ_n and φ_p are the quasi-Fermi levels of the electron and holes, respectively. The quasi-Fermi levels are then linked to the carrier concertation and the potential through the two Boltzman approximation where

$$n = n_i exp\left(\frac{q(\psi - \varphi_n)}{KbT}\right)$$
III-7

$$p = n_i exp \left(\frac{-q(\psi - \varphi_p)}{KbT}\right)$$
 III-8

Here n_i is the effective intrinsic concentration T is the temperature. Thus [3]:

$$J_n = qn\mu_n E_n + qD_n \nabla n \qquad \text{III-9}$$

$$J_p = qp\mu_p E_p - qD_p \nabla p \qquad \text{III-10}$$

Where D_n and D_p represent the electron and hole diffusion constant expressed by Einstein relationship

$$D_n = \frac{kbT}{q}\mu_n \qquad \qquad \text{III-11}$$

$$D_p = \frac{kbT}{q} \mu_p \qquad \qquad \text{III-12}$$

If Fermi-Dirac statistics is assumed, D_n becomes [3]:

$$D_n = \frac{\frac{KbT}{q} \mu_n F_{1/2}(\frac{1}{kbT}(E_{F_n} - E_C))}{F_{-1/2}(1/KbT(E_{F_n} - E_C))}$$
 III-13

Where $F_{1/2}$ is the Fermi-Dirac integral of order $\alpha = \frac{1}{2}$ and written as:

$$F_{\alpha}(\eta_{s}) = \frac{2}{\sqrt{\pi}} \int_{0}^{\infty} \frac{\eta^{\alpha}}{1 + exp(\eta + \eta_{s})} d\eta \qquad \text{III-14}$$

Here η_s takes the from $\eta_c = (E_{F_n} - E_c)/K_bT$ for electron or $\eta_V = (E_{F_n} - E_V)/K_bT$ for holes and η is the electron energy.

One of the most important physical processes resulting in the generation and recombination of carriers is the capture and emission of carriers through localized energy states, generally termed traps, located in the energy band gap. These traps typically occur due to the presence of lattice defects or impurity atoms that introduce energy levels near the center of the energy band gap

In this process, these localized states act as stepping stones for an electron from the conduction band to the valence band. A model that formulates this process adequately is the Shockley–Read–Hall theory where the recombination R_{srh} is given by [1], [3]:

$$R_{srh} = \frac{np - n_i}{\tau_p \left\{ n - n_i \exp\left(\frac{E_{trap}}{KbT}\right) \right\} + \tau_n \left\{ p - n_i \exp\left(\frac{E_{trap}}{KbT}\right) \right\}}$$
III-15

Here E_{trap} is the difference between the trap energy level and the intrinsic Fermi level, T is the lattice temperature, and τ_n and τ_p are the electron and hole lifetimes, respectively

Another type of recombination observed in semiconductor material is Auger recombination. Auger recombination is a nonradiative recombination event, which involves three particles. Typically, an electron and a hole will recombine in a band to-band transition and will give off the resulting energy to another electron or hole. Eventually, this energized particle will lose energy through phonon emission within the atomic lattice. The involvement of a third particle affects the recombination rate such that Auger recombination needs to be treated differently from typical band-to-band recombination. R_{Auger} is expressed as[1]–[3]:

$$R_{Auger} = C_n (pn^2 - nn_i^2) + C_p (np^2 - pn_i^2)$$
 III-16

 C_n and C_p are Auger parameters.

III.2.2 Simulation by SILVCO TCAD

SILVCO TCAD includes many modules for the simulation of semiconductor devices such as ATHENA and ATLAS. ATHENA is used to simulate the fabrication process while ATLAS is for the electrical device performance. ATHENA and ATLAS work under platform called DECKBUILD. DECKBUILD is an interactive, graphic runtime environment for developing process and device simulation input decks. Figure III-1 shows the DECKBUILD window. It is considered as the principle window of SILVACO where all simulators can be controlled [3], [4]




Figure III-1 DECKBUILD window

The obtained results plotted and analyzed by another tool named TONYPLOT. TONYPLOT is a visualization tool which plots the results obtained from simulation. It provides scientific visualization capabilities including xy plots with linear and logarithmic axes, polar plots, surface and contour plots. Figure III-2 shows process SILVACO simulation steps by and the module used for each step




Figure III-2 Process of simulation by SILVACO

III.2.3 Commands File

Command file or Atlas input is a file which contains commands and statements for simulation. This file can be written in the DECKBUILD environment or another program but must run by DEKBUILD. The order in which statements occur in an ATLAS input file is important. There are five groups of statements that must occur in the correct order (see Table III-1). Otherwise, an error message will appear which may cause incorrect operation or termination of the program [3].

Groups	Statements
Structure specification	MESH
	REGION
	ELECTRODE
	DOPING
Material and models specification	CONTACT
	MATERIAL INTERFACE
	MODELS
Numerical method selection	METHOD
Solution specification	SOLVE
	SAVE
Results analysis	TONYPLOT

Table III-1The order of Atlas commands

1. Structure specification

Each Atlas run inside DECKBUILD should start with the line: go atlas

<n>.MESH specifies the location of grid lines along the <n>-axis in a rectangular mesh for 2D or 3D simulation.

Syntax X.MESH LOCATION=<1> (NODE=<n> [RATIO=<r>]) | SPACING=<v>

WIDTH Specifies the extent of a mesh section in the X direction.

X.MIN/Y.MIN Specify the location of the beginning of a given mesh section (should only be specified for the first section).

X.MAX/Y.MAX Specify the location of the end of a given mesh section (should not be

specified if DEPTH/WIDTH is specified).

Chapter III Simulation and fabrication of a-IGZO thin film transistors

Region Parameters Device coordinates may be used to add regions to both rectangular and irregular meshes. In either case, boundaries must be specified with the X.MAX, X.MIN, Y.MAX, Y.MIN, Z.MAX, and Z.MIN parameters.

Once the mesh is specified, every part of it must be assigned a material type. This is done with REGION statements:

REGION number=<integer> <material_type> <position parameters>


Region numbers must start at 1 and are increased for each subsequent region statement. A large number of materials is available. The position parameters are specified in microns using the X.MIN, X.MAX, Y.MIN, and Y.MAX parameters.


MATERIAL Specifies what material from atlas know materials the statement should apply. If a material is specified, then all regions defined as being composed of that material will be affected.

To define mesh and structure of TFT a-IGZO with 16 nm on SiO₂. And n-poly Si as gate, Al was used as source and drain. Use the following code source

```
go atlas
mesh width=1000 outf=tft.str master.out
x.m 1=0 s=3
x.m 1=210 s=3
y.m 1=0 s=0.001
y.m 1=0.016 s=0.0005
y.m 1=0.116 s=0.05
# The device is composed of a 16 nm layer of IGZO
# 100 nm oxide on a n++ substrate that acts as the gate.
region num=1 material=igzo y.min=0 y.max=0.016
region num=2 material=sio2 y.min=0.016 y.max=0.116
elec num=1 name=gate bottom
elec num=2 name=source y.max=0.0 x.min=0.0 x.max=5.0
elec num=3 name=drain y.max=0.0 x.min=205.0 x.max=210.0
```

Figure III-3 and Figure III-4 show mesh and structure of 2D a-IGZO TFT generated by using the above code source.








Figure III-4 2D structure of a-IGZO TFT

2. Material and model's specification

In this part physical parameters of each material must be specified. Some materials are already known by SILVACO ATLAS but some other material need definition or adjusting their parameters.

Chapter III Simulation and fabrication of a-IGZO thin film transistors

The CONTACT statement is used to specify the metal work function of one or more electrodes. The NAME parameter is used to identify which electrode will have it is properties modified. The WORKFUNCTION parameter sets the work function of the electrode. Example:

CONTACT NAME=gate WORKFUNCTION=4.08

The statement of the work function for a n-type polysilicon gate contact is: CONTACT NAME=gate N.POLYSILICON

The following statement "MATERIAL MATERIAL=" is used to adjust physical parameters of material.

The DEFECTS statement is used to describe the density of defect states in the band gap. One can specify up to four distributions, two for donor-like states and two for acceptor-like states. Each type of state may contain one exponential (tail) distribution and one Gaussian distribution.

DEFECTS activate the band gap defect model and sets the parameter values. This model can be used when thin-film transistor simulations are performed using the TFT product. The Syntax DEFECTS [<parameters>]

Egd: Specifies the energy that corresponds to the Gaussian distribution peak for donor-like states. This energy is measured from the valence band edge.

Ngd: specifies the total density of donor-like states in a Gaussian distribution.

Nta: Specifies the density of acceptor-like states in the tail distribution at the conduction band edge.

Ntd: Specifies the density of donor-like states in the tail distribution at the valence band edge.

Wgd: Specifies the characteristic decay energy for a Gaussian distribution of donor-like states.

Wta: Specifies the characteristic decay energy for the tail distribution of acceptor-like states.

Wtd: Specifies the characteristic decay energy for the tail distribution of donor-like states.

SIGGAE: Specifies the capture cross-section for electrons in a Gaussian distribution of acceptorlike states.

Chapter III Simulation and fabrication of a-IGZO thin film transistors

SIGGAH: Specifies the capture cross-section for holes in a Gaussian distribution of acceptor-like states.

SIGGDE: Specifies the capture cross-section for electrons in a Gaussian distribution of donor-like states.

SIGGDH: Specifies the capture cross-section for holes in a Gaussian distribution of donor-like states.

SIGTAE: specifies the capture cross-section for electrons in a tail distribution of acceptor-like states.

SIGTAH: Specifies the capture cross-section for holes in a tail distribution of acceptor-like states.

SIGTDE: Specifies the capture cross-section for electrons in a tail distribution of donor-like states.

SIGTDH: Specifies the capture cross-section for holes in a tail distribution of donor-like states.

The a-IGZO TFT regions, materials, electrodes and work function definition are as follows:

```
# We define the gate as N.POLY
contact num=1 n.poly
# We also define a workfunction for the source and drain that
# is very close to the conduction edge
contact num=2 ALUMINUM workf=4.08
contact num=3 ALUMINUM workf=4.08
MATERIAL MATERIAL=igzo EG300=3.2 MUN=9
models fermi
# Key to the characterization of amorphous materials is the
# definition of the states within the band gap.
defects region=1 nta=2.60e20 ntd=1.55e20 wta=0.013 wtd=0.12 \
    nga=0.0 ngd=1e17 egd=3.1 wgd=0.12 \
    sigtae=1e-15 sigtah=1e-15 sigtde=1e-15 sigtdh=1e-15 \
    sigtae=1e-15 sigtah=1e-15 sigtde=1e-15 sigtdh=1e-15 \
    dfile=tftdon.dat afile=tftacc.dat numa=128 numd=128
```

3. Numerical method selection

Several different numerical methods can be used for calculating the solutions of semiconductor device problems. Numerical methods are given in the METHOD statement of the input file. Some guidelines for these methods will be given here. Different combinations of models will require ATLAS to solve up to six equations. For each of the model types, there are basically three types of solution techniques: (a) decoupled (GUMMEL), (b) fully coupled (NEWTON) and (c) BLOCK.

If any one of the methods is not choosen, ALTAS will use newton method to solve the equations.

Specification of the solution method is carried out as follows: METHOD GUMMEL BLOCK NEWTON

4. Solution specification

An initial state without any voltage applied is assumed by usine the "solve init" command;

Secondly, for an applied voltage between source and drain, the equation is solved using the" solve vdrain" command.

Finally, variation of gate voltage is simulated by the following statement

```
solve vgate=0 vstep=-0.2 vfinal=-05.0 name=gate
```


the command outf and save used to save solution in file or structure respectively.

```
# From here we simply extract the Id-Vg characteristic
solve init
solve prev
solve vdrain=20
save outf=tft.str
log outf=tfa.log
solve vgate=0 vstep=-0.2 vfinal=-05.0 name=gate
log off
load inf=tft.str master
solve prev
log outf=tfb.log
solve vstep=0.5 vfinal=30.0 name=gate
log off
```

5. Results analysis

The statement tonyplot is used to plot Id-Vg characteristic

```
#Plotting Id-Vg characteristic
tonyplot -overlay tfta.log tftexb.log
```






Figure III-5 IDS-VGS characteristics

III.3 Fabrication of thin film transistors by solution process

III.3.1 Cleaning

Before thin films deposition the substrate must be carefully cleaned to achieve better adherence and homogeny films. The cleaning steps used for glass or Si/SiO2 substrate are presented below.

Step 1 Soap cleaning

A liquid soap is used to remove oil, fingerprint from substrate.

Step 2 Acetone cleaning

Acetone is used for removing any organic compound. The glass substrate is put in warm (less than 55°C) Acetone for 10 minutes. The glass substrate is placed in methanol for 2-5 minutes.

Step 3 Cleaning by Isopropanol or isopropyl alcohol (IPA).

The substrate is immersed in Isopropanol for 10 mins.

Step 3 Deionized Water cleaning

The substrate is immersed in deionized water of 10 min.

Between each step we should put substrate in DI water for 1 mn and

it is blow dried with nitrogen gas or air flow.

Each solution can be made on a heated bath or ultrasonic bath to improve the cleaning effect.

III.3.2 Deposition a-IGZO thin films

The InGaZnO (IGZO) precursor solution was prepared by dissolving indium (III) acetate hydrate (In(NO₃)₃×H₂O 99.99% Alfa easer), gallium(III) nitrate hydrate(Ga(NO₃)₃× H₂O 99.99% Sigma-Aldrich), and zinc acetate dihydrate(Zn(Ac)₂·2H₂O) 99.99% Sigma-Aldrich) 2methoxyethanol (2-ME) solvent, and then ethanolamine (MEA) and acetylacetone (Acac) were added to the mixed solution as sol-stabilizers to improve the solubility of the solution. The resultant solution was stirred at 60 °C for 2 h to yield a clear and transparent precursor solution. The molar ratio of In:Ga:Zn was maintained at 2:1:1. The total concentration of metal ions in the resultant solution was 0.6 M. The as-synthesized precursor solution was aged for 24 h to increase the partially homogenized solution before it was used as the coating solution. The solution was deposited on P-Si/SiO₂ substrate by spin-coating (Holmarc Ho-th-05) at a rotation speed of 3000 rpm for 30 s. The liquid film was dried at 150 °C on a hot plate for 10 min to evaporate organic compounds. The whole procedure was then repeated for 5 times. The dried film was then annealed in an oven at 350 °C for 2 h. Figure III-6 shows an illustration of the deposited a-IGZO thin films by spin coating




Figure III-6 Deposition a-IGZO thin films by Spin coating

III.3.3 Electrode deposition

After deposition of a-IGZO on SiO_2 , a shadow mask is laid on top of the semiconductor. This mask is also used to define length and width of channel (L and W). Many methods can used to deposit the metallic contact. Thermal evaporation and DC sputtering are two methods widely used for deposited metallic contact. Figure III-7 is an illustration to show how shadow mask is used to define length and width of the metallic contact.




Figure III-7 The illustration showing how shadow mask is used.

III.4 References

[1] S. M. Sze and K. K. Ng, *Physics of semiconductor devices*, Third edition. Hoboken, NJ: Wiley-Interscience, 2007.

[2] Y. C. Liang, G. S. Samudra, and C.-F. Huang, *Power microelectronics: device and process technologies*, Second edition. New Jersey: World Scientific, 2017.

[3] Silvaco, Inc, "Atlas User's Manual DEVICE SIMULATION SOFTWARE." Silvaco, 20-Nov-2015.

[4] G. A. Armstrong and C. K. Maiti, *TCAD for Si, SiGe and GaAs integrated circuits*. London: Institution of Engineering and Technology, 2007.

Chapter IV

Results and discussion

IV.1 Introduction

Amorphous oxide semiconductors (AOS) are new materials generation which can replace binary crystalline oxide semiconductors like ZnO, In₂O₃ and SnO₂. Amorphous oxide semiconductors (AOSs) such as amorphous In-Ga-Zn-O (a-IGZO) are promising for developing thin film transistors (TFTs) because of their large electron mobilities, small threshold voltage, and low temperature fabrication process. a-IGZO TFTs are expected to be used in high-resolution active-matrix organic light-emitting diode displays (AMOLEDs) and liquid crystal displays (AMLCD) [1],[2]. For design of reliable a-IGZO TFT a particular focus is required on the properties of its channel and gate insulators.

In this chapter the effect of the quality of the channel and the insulator on the TFT performance is clarified. Section 2 presents the structure, studied in this work, as well as its parameters. For the defects, their effect of on the performance of the a-IGZO TFT is detailed in section 3, especially those defects created by hydrogen which is always present, whether in the atmosphere or in the water vapor, during preparation of a-IGZO. Choosing of suitable insulator is discussed in section 4 as well as its relation to a-IGZO TFT degradation. The thickness of the channel is investigated in section 5 and its relation to degradation is clarified. In that last section we show optical and structure of a-IGZO thin films by sol-gel methods.

IV.2 TFT Structure and physical model

A 2D inverted-staggered a-IGZO TFT structure was defined in this work. Figure IV-1 shows the structure. It consists of an a-IGZO active layer (20 nm thick), an SiO₂ insulator layer (100 nm thick) and a silicon wafer substrate (n^{++}) as a gate. The length (L) and the width (W) of the channel are 30 and 180 µm, respectively. The source and the drain are 5 nm thick and made of titanium (Ti).




Figure IV-1: A two-dimension schematic view of the TFT structure.

Numerical simulation is a powerful tool to understand the physics of electronic devices and materials. It is also a cheap and effective tool to optimize semiconductor device design and operating mode. The Poisson and the continuity equations describe the electronic phenomena inside semiconductors and the electrical transport mechanisms involved. The numerical resolution is the best way to solve the Poisson and the continuity equation system and study the effect of the various parameters. The Poisson equation relates the electrostatic potential to the space charge density and is given by [3]:

$$div(\varepsilon \nabla \psi) = -\rho = -q(p - n + n_T - p_T + N_d)$$
 IV-1

Where ψ is the electrostatic potential, ε is the local permittivity, ρ is the local space charge density, n and p are the free carriers densities, N_d is the n-channel doping concentration, n_T and p_T the total charge in the band gap and which will be defined later.

In the drift-diffusion model, the current densities are expressed in terms of the quasi Fermi levels ϕ_n and ϕ_p as:

$$j_n = q\mu_n \nabla \phi_n$$
 IV-2

$$\vec{j_p} = q\mu_p \nabla \phi_p$$
 IV-3

Where μ_n and μ_p are electron and hole mobilities, respectively. The quasi-Fermi levels are linked to the carries concentration and the potential through $n = n_i \exp\left(\frac{\psi - \phi_n}{K_b T}\right)$ and $p = n_i \exp\left(\frac{\psi - \phi_p}{K_b T}\right)$ where n_i is the effective intrinsic concentration and T is the lattice temperature.

The continuity equations for both electrons and holes, are expressed in the dynamic regime as [4]:.

$$\frac{\partial n}{\partial t} = \frac{1}{q} div \vec{j_n} + G_n - R_n \qquad \text{IV-4}$$

$$\frac{\partial p}{\partial t} = \frac{-1}{q} di v \vec{j_p} + G_p - R_p \qquad \text{IV-5}$$

In the stationary regime $\frac{\partial n}{\partial t} = \frac{\partial p}{\partial t} = 0$

 $\vec{j_n}$ and $\vec{j_p}$ are the electron and hole current densities, G_n and G_p are the generation rates for electrons and holes which are neglected in this study (no external generation). R_n and R_p are the total recombination rates for electrons and holes in Gaussian and tail states, and q is the electron charge. The physical parameters of the different layers of the a-IGZO TFT are presented in Table IV-1 [5].

Table IV-1: The physical parameters of the different layers of the a-IGZO TFT used in this work

Parameters	Designation	Value
$N_C(cm^{-3})$	Effective DOS in the conduction band	5×10 ¹⁸
$N_V(cm^{-3})$	Effective DOS in the valence band	5×10 ¹⁸
$E_g (eV)$	Band gap	3.05
χ (eV)	Electronic affinity	4.16
3	Relative permittivity	10
$\frac{L(\mu m)/W(\mu m)/T(nm)}{\mu_n \left(\frac{cm^2}{V s}\right)}$	Length/Width/Thickness	30/180/20
	Free electron mobility	15
	$\frac{N_{C}(cm^{-3})}{N_{V}(cm^{-3})}$ $E_{g}(eV)$ $\chi (eV)$ ε $L(\mu m)/W(\mu m)/T(nm)$	$N_c(cm^{-3})$ Effective DOS in the conduction band $N_V(cm^{-3})$ Effective DOS in the valence band $E_g(eV)$ Band gap $\chi(eV)$ Electronic affinity ε Relative permittivity $L(\mu m)/W(\mu m)/T(nm)$ Length/Width/Thickness

	$\mu_p \ (\frac{cm^2}{V \ s})$	Free hole mobility	0.1
	$E_g(eV)$	Band gap	9
SiO ₂ (Insulator) ε_{ox} d_{ox} (<i>nm</i>)	Eox	Relative permittivity	3.9
	d_{ox} (nm)	Thickness	100
Source and drain	d(nm)	Thickness	5
contacts (Ti)	$\Phi_{Ti}(eV)$	Work function	4.33
Gate Si ploy (n ⁺⁺)	d(nm)	Thickness	5
	$\Phi_{p-Si}(eV)$	Work function	4.58

IV.3 Effect of deep defects on the performance of amorphous indium gallium

zinc oxide thin film transistor

The stability of a-IGZO TFTs, defined by the threshold voltage shift (ΔV_{th}), is a crucial issue for its practical applications. There is an intense ongoing research work investigating possible causes of the threshold voltage shift (ΔV_{th}). One of such possible causes is oxygen vacancies near the conduction band minimum (CBM) states [6]–[8]. The oxygen vacancies are the reason for negative V_{th} shift. The presence of hydrogen creates defect states near the valance band maximum (VBM) [9], [10]. The oxygen disorder is origin of deep defects states [11]. The high density subgap defects in a very deep energy region just above the valance band maximum (near-VBM states) may be another cause of the instability. However, it is not yet known what kind of influence defect near VBM states have on the device performance such as threshold voltage shift. In this section a detailed numerical simulation is carried out to understand the effect of defects near VBM on the a-IGZO TFT performance. In particular each possible defect type supposed to be created is introduced in the a-IGZO channel (channel material of the TFT) and its effect on the electrical TFT characteristics is studied. This is carried out by numerical simulation using ATLAS software of SILVACO (detailed in chapter 3).

The validity of these assumptions is based on the shape found in the TFT transfer characteristics compared to experimental measurements by other workers. The aim of this work is to establish the nature of near VBM defects created by hydrogen and oxygen disorder. The applied gate voltage ranges from -5 to 20 V for a 0.1 V drain voltage and the transfer characteristics ($I_{DS} - V_{GS}$) are plotted in a semi-logarithmic scale.

 n_T and p_T (of equation IV.1) are defined by n_{tail} , p_{tail} , n_{ga} and p_{gd} . The different charge states (negative and positive) at tail states and other gap states are given by [3]:

$$n_{T} = n_{tail} + n_{ga} = \int_{E_{v}}^{E_{c}} g_{ct}^{A} f_{ct}^{n}(E) dE + g_{G}^{A} f_{AG}^{n}(E) dE$$
 IV-6

$$n_T = p_{tail} + p_{gd} = \int_{E_v}^{E_c} g_{vt}^D f_{vt}^p(E) dE + g_G^D f_{DG}^p(E) dE$$
 IV-7

Where the occupancies by the different charge states are given by [12], [13]:

$$f_{t_{TD}}(E,n,p) = \frac{v_p \sigma_{TDH} p + v_n \sigma_{TDE} n_i \exp\left(\frac{E - E_i}{kT}\right)}{v_n \sigma_{TDE}(n + n_i \exp\left(\frac{E_i - E}{kT}\right) + v_p \sigma_{TDH}(p + n_i \exp\left(\frac{E_i - E}{kT}\right)}$$
 IV-8

$$f_{t_{GD}}(E,n,p) = \frac{v_p \sigma_{GDH} p + v_n \sigma_{GDE} n_i \exp\left(\frac{E-E_i}{kT}\right)}{v_n \sigma_{GDE}(n+n_i \exp\left(\frac{E_i-E}{kT}\right) + v_p \sigma_{GDH}(p+n_i \exp\left(\frac{E_i-E}{kT}\right)}$$
IV-9

$$f_{t_{TA}}(E, n, p) = \frac{v_n \sigma_{TAE} n + v_p \sigma_{TAH} n_i \exp\left(\frac{E_i - E}{kT}\right)}{v_n \sigma_{TAE} (n + n_i \exp\left(\frac{E - E_i}{kT}\right) + v_p \sigma_{TAH} (p + n_i \exp\left(\frac{E_i - E}{kT}\right)}$$
 IV-10

$$f_{t_{GA}}(E,n,p) = \frac{v_n \sigma_{GAE} n + v_p \sigma_{GAE} n_i \exp\left(\frac{E_i - E}{kT}\right)}{v_n \sigma_{GAE}(n + n_i \exp\left(\frac{E - E_i}{kT}\right) + v_p \sigma_{GAH}(p + n_i \exp\left(\frac{E_i - E}{kT}\right)}$$
 IV-11

For amorphous materials the gap states are composed of tail states acceptors and donors of which the energy distribution decreases exponentially. Extended states and other gap states, acceptors and donors $g_{ct}^{A}(E)$, $g_{G}^{A}(E)$, $g_{vt}^{D}(E)$, $g_{G}^{D}(E)$ have Gaussian energy distribution. Usually the a-IGZO density of gap states is formed by donor tail state $g_{vt}^{D}(E)$ with exponential decay from E_{v} , a donor a Gaussian distribution $g_{G}^{D}(E)$ with a maximum located at 2.9 eV from E_{v} and another narrow acceptor tail state $g_{ct}^{A}(E)$ near E_{c} [5], [14].For an exponential tail distribution, the DOS is described by its valance edge intercept densities N_{TD} , characteristic decay energy W_{TD} . These distributions are expressed as follows:

$$g_{vt}^{D}(E) = N_{td} \exp\left(\frac{E_{v} - E}{W_{TD}}\right)$$
 IV-12

$$g_G^D(E) = N_{gd} \exp\left(\frac{-(E - Egd)^2}{W_{GD}}\right)$$
 IV-13

$$g_{ct}^{A}(E) = N_{ta} \exp\left(\frac{E - E_{c}}{W_{TA}}\right)$$
 IV-14

Figure IV-2 shows the different components of the density of states in a-IGZO.




Figure IV-2: Density of states in a-IGZO

 R_n and R_p (equation IV.15) are supposed to be equal, for simplicity, and are given by [15]:

$$\begin{split} R_{n} &= R_{p} = \int_{E_{v}}^{E_{c}} (np - n_{i}^{2}) \left\{ \frac{v_{n}\sigma_{TAE}n + v_{p}\sigma_{TAH}n_{i} \exp\left(\frac{E_{i} - E}{kT}\right)}{v_{n}\sigma_{TAE}(n + n_{i} \exp\left(\frac{E - E_{i}}{kT}\right) + v_{p}\sigma_{TAH}(p + n_{i} \exp\left(\frac{E_{i} - E}{kT}\right))} \right\} \\ &+ \left\{ \frac{v_{n}\sigma_{GAE}n + v_{p}\sigma_{GAE}n_{i} \exp\left(\frac{E_{i} - E}{kT}\right)}{v_{n}\sigma_{GAE}(n + n_{i} \exp\left(\frac{E - E_{i}}{kT}\right) + v_{p}\sigma_{GAH}(p + n_{i} \exp\left(\frac{E_{i} - E}{kT}\right))} \right\} \\ &+ \left\{ \frac{v_{p}\sigma_{TDH}p + v_{n}\sigma_{TDE}n_{i} \exp\left(\frac{E - E_{i}}{kT}\right)}{v_{n}\sigma_{TDE}(n + n_{i} \exp\left(\frac{E_{i} - E}{kT}\right) + v_{p}\sigma_{TDH}(p + n_{i} \exp\left(\frac{E_{i} - E}{kT}\right))} \right\} \end{split}$$
 IV-15

IV.3.1 Near valance band defects

The presence of hydrogen as an impurity in a-IGZO has not received much attention although it was recently found that its concentration may be as high as $10^{17} cm^{-3}$ [10]. Evidently, this high value will have a significant effect on the TFT performance and hence cannot be neglected.

Initially it was supposed that the presence of hydrogen plays a dopant role and hence increases the free electron density in a-IGZO [16]. When hydrogen reacts with charged oxygen; free electrons are created in a-IGZO according to the reaction [16], [17]:

$$H^{0} + O^{2-}(ina - IGZO) = OH^{-}(ina - IGZO) + e^{-}$$

This can enhance the conductivity and hence the threshold voltage.

The presence of hydrogen may induce threshold instability of the TFT since it creates defect states near VBM. Takatoshi Orui and co-workers suggested that the origin of the near VMB states is the OH bond [18]. OH may originate from the presence of H, H₂ or H₂O in the deposition chamber. The adsorption/desorption of hydrogen atom (H), hydrogen gas (H₂) or water (H₂O), at the surface of the a-IGZO results from the following chemical reactions [19]–[22]:

$$M - O^{-} + H = M - OH^{-}$$

 $M - O^{-} + M - O^{-} + H_{2} = M - OH^{-} + M - OH^{-}$

$$M - O^{-} + M^{+2} + H_2 O = M - OH^{-} + M - OH^{-}$$

In the three previous reactions M is the metal which may be indium (In), zinc (Zn) or gallium (Ga).

a-IGZO have amorphous structure when the atoms have random position the local variation in the oxygen plus weak band of oxygen create deep defects by expansion tail valance band [11], [18].

To study effect near VB defects we have supposed three possible processes. In the first one, expansion in tail creates donor defect states near VBM. The second possible effect is exitance near VB defects a decrease in the free carrier mobility. The third assumption is that hydrogen creates acceptor defect states near VBM.

IV.3.1.a Effect of donors near the valance band (donor tail band):

In the first assumption it is assumed that disorder in oxygen atoms creates a donor defect near VMB. This means expansion in the tail donor. The tail donor is defined by its energy decay (W_{td}) and its density (N_{td}) . We examine the effect of W_{td} and N_{td} on the transfer characteristics and the output parameters.

IV.3.1.b Effect of the decay energy

We examined how is the a-IGZO TFT affected by the decay energy (W_{td}) . W_{td} is varied from 0.01 to 0.20 eV. The obtained transfer characteristics are presented in Figure IV-3. The transfer characteristics are not affected by the decay energy (W_{td}) . The threshold voltage V_{th} , the on-current I_{on} , the ratio I_{on}/I_{off} and the sub-threshold swing SS are 1.7V, 4.28×10^{-06} A, 3.26×10^{11} and 0.13 Vdec⁻¹ respectively. Those results are close to measured values of [5], [23], [24]. It is observed that the simulated off-state current is much smaller than the experimental value which is around 0.1-1 pA. This may be due to interface states which were not considered in this work [25].




Figure IV-3: The transfer characteristics for different decay energies.

IV.3.1.c Effect of the tail donor density

The value of the tail donor density N_{td} was varied from 1.55×10^{16} to 1.55×10^{22} cm⁻³eV⁻¹ by a step of a decade. The transfer characteristics are presented in Figure IV-4. The transfer characteristics are not affected by the tail donor density (N_{td}). The threshold voltage V_{th} , the oncurrent I_{on}, the ratio I_{on}/I_{off} and the sub-threshold swing SS are 1.7 V, 4.2×10^{-06} A, 3.26×10^{11} and 0.13 Vdec⁻¹ respectively. The density of the tail states, again, has no effect on the transfer characteristics and output parameters. In summary, the donor sates near the valance band maximum have no effect on the transfer characteristics and hence the output parameters because the Fermi level is located in the upper energy level approaching the conduction band edge in the n-type IGZO. The clear near the donor states near valence band do not have effect on transfer characteristics.




Figure IV-4: The effect of the donor tail densities on the TFT transfer characteristics.

IV.3.1.d Effect of the Gaussian acceptor

Now we suppose that hydrogen creates a Gaussian near VMB. The acceptor like Gaussian is described as:

$$g_G^A(E) = N_{ga} \exp\left(\frac{-(E - E_{ga})^2}{W_{ga}}\right)$$
 IV-16

where N_{ga} is the acceptor density, E_{ga} is the energy position and W_{ga} is the energy width. The different parameters of the Gaussian effect on the transfer characteristics and output parameters are examined. Figure IV-5 shows the DOS distribution of defects when hydrogen creates Gaussian acceptors near VBM.




Figure IV-5: Density of states in a-IGZO with Gaussian acceptor states.

IV.3.1.e Effect of the Gaussian acceptor density

In this section the Gaussian acceptor density was varied from 1.55×10^{15} to 1.55×10^{19} cm⁻³ eV⁻¹ by a step of a decade while the donor band tail density and the decay energy are kept fixed at 1.55×10^{20} cm⁻³ eV⁻¹ and 0.12 eV respectively. The effect on the transfer characteristics and output parameters are shown in Figure IV-6 and Table IV-2 respectively.




Figure IV-6: The effect of Gaussian acceptor density on the TFT transfer characteristics.

Table IV-2: The effect of the density of the Gaussian acceptor on the output parameters of the TFT.

Density	/		- /-	1.
$(cm^{-3}eV^{-1})$	$V_{th}(V)$	$I_{on}(A)$	I _{on} /I _{off}	$SS(Vdec^{-1})$
$1.5 imes 10^{15}$	1.8	4.27×10^{-06}	3.47×10^{11}	0.15
1.5×10^{16}	1.9	4.25×10^{-06}	3.27×10^{11}	0.18
1.5×10^{17}	2.7	3.97×10^{-06}	3.08×10^{11}	0.3
1.5×10^{18}	12.5	1.19×10^{-06}	6.54×10^{10}	1.56

The Gaussian acceptor density has an influence on the TFT transfer characteristics and its output parameters. In particular, the threshold voltage positive shift (ΔV_{th}) surpasses 10 V with increasing values of acceptor density defects. SS increases which deteriorates the TFT performance. I_{on} and I_{on}/I_{off} are degraded with the acceptors density increase. The same behavior

was observed in the experimental work of [20], [22], [26]–[29]. This result clearly shows that the origin of positive shift (ΔV_{th}) is acceptors states near VBM. We notice that that density of acceptor states cannot surpass 6.5×10^{18} when a-IGZO has not an ideal behavior. The same result is observed by the experimental work of Kay Domen [30]. He has attributed this to the diffusion of hydrogen in a-IGZO which has an absorption limitation.

IV.3.1.f Effect of the energetic position of the Gaussian acceptor

Measurement by HX-PES [20] shows that the position of a Gaussian can be at 0.3 to 1.5 eV from E_V . We are varied its Gaussian position between 0.3 and 1.5 eV by a step of 0.3 eV while its density is fixed at 1.5×10^{16} cm⁻³eV⁻¹ while the other parameters are the same as in section IV.3.1.d. The results are shown in Figure IV-7. It is observed that the position of the Gaussian acceptor has no effect on the TFT transfer characteristics. The TFT parameters V_{th} , I_{on}, I_{on}/I_{off} and SS are 1:9V, 4.25×10^{-6} A, 3.27×10^{11} and 0.18 V dec⁻¹ respectively.




Figure IV-7: The effect of the energetic position of the Gaussian acceptor on the TFT transfer characteristics.

IV.3.1.g Effect of the Gaussian acceptor energy width

The width of the Gaussian acceptor is another important parameter. It was varied from 0.1 to 0.3 eV by a 0.1 eV step while its position is fixed at 0.3 eV from E_V . The other values are the same as in section IV.3.1.f. The results are shown in Figure IV-8. It is observed that the width of the Gaussian acceptor has no effect on the TFT transfer characteristics. The TFT parameters V_{th} , I_{on} , I_{onf}/I_{off} and SS are 1.9 V, 4.25×10^{-6} A, 3.27×10^{11} and 0.18 Vdec⁻¹ respectively.




Figure IV-8: The effect of Gaussian acceptor width on the TFT transfer characteristics.

IV.3.2 Effect of the electron mobility

The defect may have an influence on the mobility by improvement or deterioration. Experimental studies show that states near the valance band induce a degradation of the electron mobility [18], [20]. To study the mobility effect on the transfer characteristics and the output parameters, the values in section IV.3.1.a are used to define the defects in the band gap of a-IGZO and the degraded value of the electron mobility was changed from 15 to 07 cm²V⁻¹s⁻¹ by a step of $2 \text{ cm}^2 \text{V}^{-1}\text{s}^{-1}$. The simulation results are shown in Figure IV-9 and Table IV-3.

Mobility $cm^{-2}s^{-1}V^{-1}$	$V_{th}(V)$	$I_{on}(A)$	I _{on} /I _{off}	SS(Vdec ⁻¹)
15	1.9	4.25×10^{-06}	3.27×10^{11}	0.18
13	1.9	3.43×10^{-06}	2.86×10^{11}	0.18
11	1.9	2.90×10^{-06}	2.42×10^{11}	0.18
09	1.9	2.83×10^{-06}	1.98×10^{11}	0.18
07	1.9	1.85×10^{-06}	1.54×10^{11}	0.18

Table IV-3: The effect of mobility on the output parameters of the TFT.




Figure IV-9: The effect of the degradation of the mobility on the transfer characteristics of the TFT.

The transfer and output characteristics are sensitive to the electron mobility degradation. When the electron mobility is degraded from 15 to 07 cm²V⁻¹s⁻¹, I_{on} decreases with decreasing electron mobility. I_{on}/I_{off} ratio follows a similar behavior since I_{on} is reduced. SS and V_{th} are unaffected by the electron mobility degradation. It is therefore is clear that the mobility degradations are not a critical issue on performance of a-IGZO TFTs.

IV.4 Simulation the influence of the gate dielectrics in amorphous indium-

gallium-zinc oxide thin film transistors reliability

Found an optimal insulator of the gate from the channel of the a-IGZO TFT [36]. As an important part of the TFT, the gate insulator plays a crucial role in its performance. Various gate insulators, such as, silicon dioxide (SiO₂) [37], silicon nitride (Si₃N₄) [38], [39], Aluminum oxide (Al₂O₃) [40], [41], and hafnium oxide (HfO₂) [36], [42] have been investigated for use in TFTs. In this section, the effect of the insulator type on the operation of a-IGZO TFT and the threshold (V_{th}) instability. The insulators compared are SiO₂, Si₃N₄, Al₂O₃ and HfO₂. The other parameters such as on-current (I_{on}), field effect mobility (μ_{FE}), threshold voltage (V_{th}), subthreshold swing (SS), on-to-off current ratio (I_{on}/I_{off}), and threshold shift (ΔV_{th}). The numerical study explains the effect of insulators or fixed charge in insulator material which we cannot control in experimental work. Furthermore, numerical simulation decreases the cost and time required by measurement and it is obvious that a rigorous study of insulators and instability effects is very difficult to be achieved experimentally.

IV.4.1 TFT Structure

Four structures with the same parameters are designed. The difference in the four structures is the insulator layer. SiO_2 , Si_3N_4 , Al_2O_3 and HfO_2 are the four different insulators. The s a-IGZO TFT structure studied in this work is the same as in Figure IV-1 but the gate insulator is variable. The physical parameters are presented in Table I-1 and Table IV-4 applied in the poison and the

continuity equation. This last is solved for different applied gate voltages ranging from -10 to 20 V. The drain voltage was fixed 0.1 V and the transfer characteristic $(I_{DS} - V_{GS})$ is plotted on a semi-logarithmic scale.

Layer	Parameters Designation		Value	Reference
SiO ₂	$E_g(eV)$	Band gap	9.0	[43]
	Eox	Relative permittivity	3.9	[43]
Si_3N_4 $E_g(eV)$ ε_{ox}	$E_g(eV)$	Band gap	5.3	[43]
	Eox	Relative permittivity	7.5	[43]
$Al_2O_3 \qquad \frac{E_g(eV)}{\varepsilon_{ox}}$	$E_g(eV)$	Band gap	8.8	[44]
	Eox	Relative permittivity	9.3	[44]
(eV HfO ₂	$(eV)E_g$	Band gap	6.0	[45]
1110 ₂	Eox	Relative permittivity	22.0	[45]

Table IV-4: The physical parameters of the different layers insulators layers for a-IGZO TFT

IV.4.2 The effect of insulator on operation a-IGZO TFTs

To understand the effect of insulator on operation a-IGZO TFTs, the Poisson and continuity equations are solved by TCAD using the materials properties presented in Table IV-1 and Table IV-4. The defects in the band gap have values of $1.55 \times 10^{20} \ cm^{-3} eV^{-1}$ for tail band acceptors and donors, Gaussian donor states have a density/per energy of $5 \times 10^{17} \ cm^{-3} \ eV^{-1}$ for an applied gate voltage ranging from -10 to 20 V for 0.1V drain voltage and the transfer characteristic ($I_{DS} - V_{GS}$) is plotted on a linear and semi-logarithmic scales and are shown in Figure IV-10.




Figure IV-10: The transfer characteristics for different insulators layers

The listed threshold voltage V_{th} and field-effect mobility μ_{eff} were extracted from linear plot where I_{DS} is the drain current, V_{GS} is the gate bias voltage, V_{DS} is the drain bias voltage, C_{ox} is the gate insulator capacitance per unit area, and W and L are the TFT channel width and length, respectively.

The extrapolated threshold voltages values were -1.07; - 0.68; -0.43 and 0.23 V for SiO₂, Si₃N₄, Al₂O₃ and HfO₂ respectively. All insulators in this work show low V_{th} value. Relatively low gate voltage is required in TFT application. The negative value of V_{th} is due to high donor concentration near the conduction band which is around $5 \times 10^{17} cm^{-3} eV^{-1}$. The most important parameter of TFT performance is channel mobility. Effective channel mobilities μ_{eff} , as calculated from the linear region of the transfer characteristics for typical devices. The field effect mobility for SiO₂, Si₃N₄, Al₂O₃ and HfO₂ is found to be 7.87, 8.21, 9.50 and 13.73 $cm^2 s^{-1} V^{-1}$ respectively. It is obvious that high value of the field effect mobility means fast and high performance of TFT. The

low gate voltage and high field effect mobility are required and attractive for high speed TFT application.

subthreshold swings of a-IGZO TFTs with SiO₂, Si₃N₄, Al₂O₃ and HfO₂ are estimated to 0.13, 0.11, 0.10 and 0.09 Vdec⁻¹, respectively. SS shows a small variation with the type of the insulator. SS related to interface and bulk defects which are both unaffected. This variation explicates by dielectric constants for each layer. I_{on} and I_{on}/I_{off} values are: for IGZO/SiO₂ TFT; $I_{on} = 4.44 \times 10^{-6}$ A and $I_{on}/I_{off} = 5.87 \times 10^{11}$, for a-IGZO/Si₃N₄ TFT; I_{on} =9.10 × 10⁻⁶A and $I_{on}/I_{off} = 1.43 \times 10^{12}$, for a-IGZO/Al₂O₃ TFT; I_{on} =1.5 × 10⁻⁵ A and I_{on}/I_{off} =2.07 × 10¹², for a-IGZO/Al₂O₃ TFT; I_{on} =5.06 × 10¹². Both a-IGZO/Al₂O₃ TFT and a-IGZO/HfO₂; I_{on} =2.81 × 10⁻⁶ A and I_{on}/I_{off} which make Al₂O₃ and HfO₂ a better choice compared with SiO₂ and Si₃N₄. The high I_{on} for high k insulators is expected due to high μ_{eff} as shown Equation *II*-7.The TFT with the HfO₂ dielectrics shows superior electrical characteristics compared to the other insulators TFTs, such as field effect mobility, I_{on}/I_{off} -current ratio, and subthreshold swing, which can be seen in Table IV-5.

	SiO ₂	Si_3N_4	Al_2O_3	HfO ₂
$V_{th}(V)$	-1.7	-0.6	-0.43	0.23
$\mu_{FE}(cm^2V^{-1}s^{-1})$	7.87	8.21	9.50	13.73
$I_{on}(A)$	4.44×10^{-06}	9.10×10^{-06}	1.15×10^{-05}	2.81×10^{-05}
I _{on} /I _{off}	5.87×10^{11}	1.43×10^{12}	2.07×10^{12}	5.06×10^{12}
$ss(Vdec^{-1})$	0.13	0.11	0.10	0.09

Table IV-5: The effect of different insulators layer on the output parameters of the TFT.

It is observed that the insulator type influence on the TFT performance depends on the relative permittivity. When the relative permittivity is higher the TFT performance is better. To understand this influence, internal parameters such the electron concentration and the electric field are extracted. The electron concentration is extracted, for different V_{GS} and V_{DS} =0.1 V, for the different insulators. The electric field is extracted, for different V_{GS} and V_{DS} =0.1 V at the gate-insulator interface, for the different insulators. The extracted electron concentration and field electric are shown in Figure IV-11 and Figure IV-12 respectively.




Figure IV-11: The electron concentration, for different gate voltages and $V_{DS}=0.1$ V, for the insulators




Figure IV-12: The Electric field for different gate insulators.

Figure IV-11 represents the electron concentration in the transistor channel for the four insulators, for several gate voltages and drain voltage of V_{DS} =0.1 V. The effect of the insulator type on electron accumulation at the interface between the semiconductor (a-IGZO) and the insulators (all types) is very apparent. Hence it is expected that it will necessarily have an effect on the threshold (V_{th}) and the on current (I_{on}). When the electron concentration surpasses 1×10^{14} cm⁻³ the TFT passes to an on regime. For SiO₂ insulators the -3V was enough to make electrons accumulate at the interface between the a-IGZO channel and the insulator due to low the electric field as shown in Figure IV-12. This may force the a-IGZO/SiO₂ TFT to work in the negative region of the bias. At a bias of 3 V a low electron concentration at the interface is obtained and makes the a-IGZO/SiO₂ TFT having a smaller I_{on} compared with the other TFTs this work. The a-IGZO/Si₃N₄ TFT work at the on regime at -2 V gate voltage when the electron concentration surpasses 1×10^{14} cm⁻³. We notice that the electric field shows a higher value than SiO₂. At a bias of 3V the a-IGZO/Si₃N₄ has a higher concentration than the a-IGZO/SiO₂ TFT works at a bias of -1V

which makes it performing better than the a-IGZO/SiO₂ and the a-IGZO/Si₃N₄. The a-IGZO/HfO₂ TFT achieved the optimal performance in this work when it works at a bias of 0 V gate voltage with higher electron concentration the interface for a positive gate voltage. The low concentration for negative gate voltage may be due to the high electric field. These different values of the electron concentration are related to the effect of the electric flied. The high electric field causes a high electron concentration and makes the I_{on} of the a-IGZO higher while a low value of the electric field causes the electrons to accumulate near the interface between the semiconductor and the insulator. This makes the TFT works in the negative gate bias region and this in turn mean the TFT is useless for electronic devices.

The calculation of conduction band offsets is illustrated in Figure IV-13. The conduction band offset for a-IGZO/SiO₂ and a-IGZO/Si₃N₄ is 3.26 and 1.56 eV respectively. Si₃N₄ have small band gaps compared with SiO₂ but Si₃N₄ show better performance due to high relative permittivity. Al₂O₃ is a wide band gap. Its band gap of 8 eV approaches that of SiO₂ but with a higher relative permittivity (9.3) than SiO₂. As we seen -IGZO/Al₂O₃ show performance better than SiO₂ and Si₃N₄. The conduction band offset a-IGZO/HfO₂ is 4.19 eV. a-IGZO/HfO₂ TFT show good performance compared with other insulators in this work. The offset band calculation show that insulators was used in this work suitable for TFT application. We concern the band offsets of Semiconductors/Insulators. The major problem with the choose insulators is that some have quite small band gaps. The barrier at each band must be over 1 eV to inhibit conduction by Schottky emission of electrons or holes into their bands [46]. Al₂O₃ and HfO₂ have large band gap and high k insulators which make them ideally for TFT application. We must take account when a dielectric material is used into a TFT structure; the structure related necessities include low defect density, few interfacial trap sites, low fringing capacitive effect, and band engineering possibility.




Figure IV-13:Band offsets for dielectrics on a-IGZO.

IV.4.3 Impact of insulators on TFTs V_{th} degradation

 V_{th} instability is serious problem face a-IGZO application and industry. The negative bias illumination stress (NBIS) is an important case to the degradation a-IGZO TFT by generation defects on semiconductors channel or semiconductors insulators interface. to clarify the origin of V_{th} instability we test assumption of generation free electron bulk defect is cause negative shift V_{th} instability. The NBIS modulated by the donor Gaussian states near the conduction band when its increase leads to a negative threshold voltage shift [32], [47]–[49]. we simulated the variation in the transfer characteristics under increasing donor defects to evaluate device stability. The value of donor Gaussian varied from 6.5×10^{15} to 6.5×10^{17} cm⁻³ eV⁻¹ and we extracted the V_{th} value for different insulator layers.




Figure IV-14: The threshold shift ΔV_{th} versus the Gaussian donor density per unit energy for different insulator layers.

Figure IV-14 represents the threshold shift (ΔV_{th}) versus values Gaussian donor density per unit energy for different insulator layers. The a-IGZO/SiO₂ TFT shows a sensitive behavior to the increasing in the donor Gaussian density per unit energy where it is degraded by a shift from 0 to -3.22V. The a- IGZO/Si₃N₄ TFT was less sensitive compared with the a-IGZO/SiO₂ TFT. IGZO/Si₃N₄ TFT is degraded by a shift from 0 to -1.85V. The a-IGZO/Al₂O₃-TFT is more stable than the a-IGZO/Si₃N₄ and the a-IGZO/SiO₂ TFTs where it shows a shift by 0 to -0.93V. The a-IGZO/HfO₂ TFT presents a superior performance compared with other gate insulators materials for which the shift in V_{th} was 0 to -0.43 V. the V_{th} instability was significantly different on the gate dielectric materials, even though all devices have an identical structure including a same physical parameter of a-IGZO layer. This mean that using high k dielectrics layers make a-IGZO TFT stable

then low k dielectrics. It is obvious that that all insulators show same behaviors which demonstrate that NBIS is independent on the type of the insulator where all TFTs show a negative shift. The obtain results indicated that generation of donner defects is origin of V_{th} negative shift instability but Using a high k oxide improves the stability of IGZO TFTs. On the other hand we can say that generation of defects occurs in semiconductor channel. not in semiconductors/insulators interface as suggested in some works [29], [50] but the dominate reason of V_{th} instability in a-IGZO is by generation of free carriers in channel region as mention in [47], [51]. We suppose that strong electric filed in high k dielectric control diffusion of electron on a-IGZO layer. During high electron concertation low k dielectric cannot control electron diffusion which created channel between source and drain this last make current flow even without applied gate voltage. In case high k dielectric, the strong filed electric control electron diffusion which make it more stable. Figure IV-15 shows the total current density in a-IGZO channel for two insulators layer SiO₂ and HfO₂. This indicates the channel formation between the source and the drain for SiO₂ and HfO₂. In case of SiO₂ the formed channel is larger while in the case of HfO₂, it is thinner. This means that the low k dielectric leads an easier degradation of V_{th} (towards to a more negative value).




Figure IV-15:The total current density for (a) SiO₂ insulator layers and (b) HfO₂ insulator layers.

IV.4.4 Effect of fixed charge in HfO₂ insulator:

During HfO₂ fabrication there might be the possibility of defect creation. Generally, these defects are a fixed charge. It is well known that an MOS (Metal-Oxide-semiconductor) structure is very sensitive to the fixed charge in the gate insulator. To understand the effect of the fixed charge in HfO_2/a -IGZO TFT, the negative and positive fixed charge are studied. The fixed charge practically is related to oxygen loses and contamination during fabrication. We varied the fixed charge from -3×10^{12} to 3×10^{12} cm⁻². Figure IV-16 shows the TFT transfer characteristics with increasing charge density. The transfer characteristics curve moves toward positive for negative fixed charge while theb opposite trend is observed for a positive fixed. The output parameters do not show any variation with fixed charge except I_{on} and V_{th} . The I_{on} variation is due to the curve shift. V_{th} changes from 0.2 to 3.2V for a fixed charge changing from 0 to -3×10^{12} . The positive charge leads to a negative V_{th} shift. When the density of the fixed charge is positive and changes from 1×10^{12} to 3×10^{12} , V_{th} changes from -0.1 to -1.7 V. The negative charge in the oxide reduces the electron density that accumulates at the interface between a-IGZO and HfO_2 . This makes the TFT requiring a more positive voltage to turn on. While the positive charge in oxide produces an electron accumulation at the interface even for a negative gate voltage. This requires a more negative voltage to switch OFF the transistor.




Figure IV-16:Transfer characteristics of the TFT with the fixed charge states in the insulator dielectric (HfO2)

IV.4.5 Effect of HfO₂ thickness:

In this part the effect of HfO₂ thickness on the a-IGZO TFT performance is investigated. The thickness was varied from 60 to 110 nm. Figure IV-17 shows the TFT transfer characteristics for different thicknesses. V_{th} decreases slightly from 0.26 to 0.22 V, which is a negative shift. The field effect mobility decreases from 26.32 to 11.98 $cm^2 s^{-1} V^{-1}$. It is clear that the field effect mobility increases when the thickness is reduced. SS on the other hand does not show any variation with thickness. I_{on} increases with decreasing insulator thickness. This is obvious because the field effect mobility is higher for a thinner insulator. As a result, with thinner gate insulator, the channel area at the same applied gate voltage will induce more carriers. So, even at lower applied gate voltage the conduction channel could be formed in the TFT device and a low driving voltage TFT device would be the result. Devices with thick oxide layer have less gate control on the channel carriers




Figure IV-17:The transfer characteristics for different thickness of HfO2.

IV.5 Numerical simulation on thickness dependency and bias stress test of ultrathin IGZO thin-film transistors by a solution process

There have been several recent studies aiming to increase the stability of a-IGZO TFT or understanding the origin of its degradation. Some work showed that thickness of the a-IGZO channel is an important factor to consider for device optimization since it has a relation with the TFT performance [24], [52]–[54]. It has been observed that the a-IGZO TFT stability improved with increasing channel thickness [55]–[57]. By contrast other work showed that a decrease in the TFT channel thickness enhanced its stability [34], [58], [59]. Therefore, it seems that the experimental investigation the effect of thickness on the stability is not conclusive due to many factors. For example, contamination during the TFT fabrication, density of defects in the channel films, morphology of these films or absorption of ambient gases during or after fabrication. Using

numerical simulation can be more precise to clarify the channel thickness effect on a-IGZO TFTs and reveal how each factor is causing the a-IGZO TFT.

In this section, numerical simulation by ATLAS 2-D device simulator is used to investigate the channel thickness effect on the performance of ultra-thin film transistors. Its stability after negative illumination bias and positive bias stresses was also examined. The ATLAS 2-D device simulator has the ability to manipulate each factor in the semiconductor material and understand the impact of any factors on the output characteristics. The inverted-staggered a-IGZO TFT structure used for numerical simulation is shown Figure IV-18 and it is the same as in [59]. The structure consists of a 4/16 nm thick a-IGZO active layer and a 100 nm SiO₂ as a gate insulator layer. Channel length (L) and width (W) are 200 μ m and 1000 μ m, respectively. Note that front channel surfaces of the a-IGZO layer are assumed to be ideal, and no interface states are included, no leakage current through SiO₂, and no defect charges at the interface of a-SiO₂/a-IGZO or in the bulk of SiO₂. 100 nm thick aluminum (Al) is the ohmic contact for the source/drain (S/D) electrodes. P⁺⁺ polycrystalline Si is used for the bottom gate.




Figure IV-18. A schematic view of the a-IGZO TFT structure used in the simulation (similar to that of [59]).

The DOS model for a-IGZO is based on several published results [49], [60]–[62]. The increasing structural disorder within the amorphous material can induce electron scattering and, eventually, localized wave functions. Such phenomenon can be approximately represented as localized tail states within the band- gap, near the band edges. In a-IGZO, the conduction band-tail states are thought to originate from the disorder of metal ion s-bands, while the oxygen p-band disorder mainly contributes to the valence band-tail states and the donor Gaussian states result of oxygen vacancies [11], [14], [63]. Therefore, there are three distinguishable density of states (DOSs) in the band-gap region which are conduction band tail band ($g_{ct}^A(E)$), valence band tail band ($g_{vt}^D(E)$) and donor Gaussian states ($g_G^D(E)$), The conduction band-tail (CBT) states (acceptor-like states $g_{ct}^A(E)$)[5]:

The schematic DOS distribution in the a-IGZO layer is shown in Figure IV-19.




Figure IV-19. DOS distribution for a-IGZO.

The physical parameters of different layers used in this work are summarized in Table IV-6. Two structures were used in this work with different channel thickness: 4 and 16 nm. a-IGZO TFT is used in enhancement mode ($V_{DS}=20V$) and the gate voltage V_{GS} is varied from -20

to 40 V. The current-voltage characteristics are calculated, and internal parameters extracted. The stability was tested under negative illumination bias stress (NIBS) and positive bias stress (PBS).


Layer	Parameters	Designation	Value
	$N_{C} (cm^{-3})$	Effective DOS in the conduction band	5×10 ¹⁸
	$N_V (cm^{-3})$	Effective DOS in the valence band	5×10 ¹⁸
	$g_{ta} (cm^{-3} eV^{-1})$	Effective density at E_C	2.6×10 ²⁰
	$E_a (meV)$	Energy slope of the conduction band-tail	13
	$g_{td} (cm^{-3} eV^{-1})$	Effective density at E_V	1.55×10 ²
	$E_d \ (meV)$	Energy slope of the valence band-tail	120
	$g_{gd} \ (cm^{-3} \ eV^{-1})$	Total density	1×10 ¹⁷
	$E_D(eV)$	Gaussian peak energy	3.1
Channel (a-IGZO)	$\sigma_D(eV)$	Standard deviation	0.12
(# 1020)	$E_g(eV)$	Band gap	3.2
	χ (eV)	Electronic affinity	4.16
	3	Relative permittivity	10
	<i>L</i> (μ <i>m</i>)	Length	200
	W (µm)	Width	1000
	<i>T</i> (<i>nm</i>)	Thickness	4/16
	$\mu_n(cm^2 V^{-1} s^{-1})$	Free electron mobility	9
	$\mu_p(cm^2 V^{-1} s^{-1})$	Free hole mobility	0.1
The insulator	$E_g (eV)$	Band gap	9.0
(SiO2)	Eox	Relative permittivity	3.9
	D (nm)	Thickness	100
S/D contacts (Al)	$\Phi_{Al}(eV)$	Work function	4.08
Gate	D (nm)	Thickness	5
(p++poly-Si)	$\Phi_{p-Si}(eV)$	Work function	4.58

Table IV-6: The physical parameters of the different layers of the a-IGZO TFT used in this section.

To validate the simulation results we compared them to measurement of [59]. The experimental data were measured for a-IGZO TFT with inverted-staggered structure. The a-IGZO TFT fabricated on P⁺ Si substrate and a 100 nm SiO₂ layer were used as a bottom gate and a gate dielectric respectively. A 4 nm channel thick of a-IGZO was obtained using a nitrate-based precursor from hexaaqua metal complexes, i.e. $[In(H_2O)_6]^{3+}$, $[Ga(H_2O)_6]^{3+}$, and $[Zn(H_2O)_6]^{2+}$. The composition ratio of indium:gallium:zinc was 9:0.5:0.5. The nitrate ligand-based oxide precursor solution was spin-coated onto the SiO₂/p+Si substrate at 3000 rpm for 30 s. After spin coating, the a-IGZO film were annealed at 100 °C for 5 min and for 250 °C for 5 min respectively. Next, the a-IGZO film was annealed at 250 °C for 2 h. The channel had a length of 200µm and a width of 1000µm. Finally, 100 nm of aluminum were deposited for the source and drain electrodes. Further details can be found in [64]. All the parameters extracted from experimental data used in this numerical simulation are listed in Table IV-6.

The simulated transfer characteristics are show in Figure IV-20. The electrical performance parameters are extracted from the transfer curves (Figure IV-21). The subthreshold voltage swing (SS) is given by the inverse of the maximum slope in the transfer characteristic. The threshold voltage (V_{th}) and saturation mobility μ_{sat} are extracted using equation *II-11*. This equation is the analytical approximation describing the enhancement mode TFT ($V_{DS} >> V_{GS} - V_{th}$):

Where *W* is the width of the channel, and *L* is the length of the channel, C_G is the insulator capacitance per area, V_{GS} is the gate bias. On-current (I_{on}) and on-to-off current ratio ($I_{on/off}$) are calculated from the transfer characteristics curve.



	V_{th} (V)	SS (V dec ⁻¹)	μ_{sat} (cm ² V ⁻¹ s ⁻¹)	<i>I</i> _{on} (A)	R _{on-off}
Experimental a-IGZO TFT	3.10	0.27	7.73	7.08×10^{-4}	~10 ⁸
Simulated a-IGZO TFT	2.73	0.22	7.56	7.08×10^{-4}	1.77×10^{8}

 Table IV-7: Comparison of extracted a-IGZO TFT parameters between experimental and simulation

IV.5.1.a Effect of thickness

Figure IV-21 shows the transfer characteristics of a-IGZO TFTs with different channel thickness. The extracted V_{th} are 2.73 V and 1.28 V for 4 and 16 nm respectively. V_{th} value of a-IGZO TFTs shifted toward negative direction as the thickness of a-IGZO channel layer increases from 4 to 16 nm. To show the origin of this behavior the free electron accumulated in the channel is extracted from the TFT simulation and is shown in Figure IV-22. It is evident that this is because of the increase in the number of free carriers, making it easier for them to accumulate. That is the thicker TFT have higher density of accumulated electrons concentration than the thinner one.




Figure IV-21. The simulated transfer characteristics for different thicknesses of the TFT channel.

With the increase in the film thickness, subthreshold swing increases from 0.22 to 0.27 V.dec⁻¹ for 4 nm and 16 nm TFT respectively. We notice a degradation of SS as the channel layer thickness increases. Reducing the channel thickness increases the effective capacitance leading to the subthreshold swing decrease [53]. The thinner TFT shows a higher saturation mobility 7.56 compared to 6.41 cm² V⁻¹ s⁻¹ for the thicker one. I_{on} and I_{on}/I_{off} were also increased for the thinner TFT. They were 7.08×10^{-4} A and 1.77×10^{8} (for 4 nm) and 6.61×10^{-4} A and 1.65×10^{8} (for 16 nm) respectively. The higher I_{on} in the thinner channel is related to the saturation mobility as it is evident from equation *II-7*.




Figure IV-22. The extracted free electron density from simulation for 4 nm (a) and (b) for 16 nm channel thickness in TFTs for different gate voltages.

IV.5.1.b Stability of ultrathin a-IGZO thin films transistors

The degradation of V_{th} and SS are critical problems for a-IGZO TFT applications. The negative illumination bias stress (NIBS) test and the positive bias stress (PBS) test can be efficient ways to test stability of transistors. As known NBIS create more electron carriers in the a-IGZO channel which causes a V_{th} shift towards the negative side [31]. The NBIS can be simulate by increasing the Gaussian donor [5], [11], [14]. PBS, on the other hand, is the result of acceptor traps in the bulk of the channel [21], [55]. Therefore, PBS can be simulated as a Gaussian acceptor near the valance band. Figure IV-23 presents the transfer characteristics for the 4 nm to 16 nm a-IGZO TFT after NIBS. Figure IV-23(a)–(d) show variations in the I_{DS}-V_{GS} characteristics of the 4 ,8,12 and 16 nm devices with the evolution of Gaussian donor states. We found that an increasing Gaussian donor states can cause a negative shift in TFT transfer characteristic. The 16 nm TFT show stronger move to negative compared with 4 nm. For 16 nm TFT at high donor states show

Chapter IV

increase in off current which 16 nm a-IGZO loses its semiconducting property and behaves more like a conductor. Figure IV-24 shows the extracted output parameters for different thickness.




Figure IV-23. The effect of NBIS (creation of Gaussian donor states) on the transfer characteristics for: a) 4 nm a-IGZO TFT b) 8 nm a-IGZO TFT a) 12 nm a-IGZO TFT d) 16 nm a-IGZO TFT.




Figure IV-24. Effect of NBIS (creation of Gaussian donor states) for different thickness on extracted output parameters: a) Threshold shift b) Sub-threshold voltage swing

The Figure IV-24 (a) and (b) show degradation of output parameters with increasing the Gaussian donor causes a negative shift in V_{th} for different thickness. The 16 nm a-IGZO TFT shows a stronger degradation compared to other thickness. The increase in the Gaussian donor concentration is proportional to SS when SS value become larger which mean less performance of TFT. This behavior is predictable as mention previously that increase in the thickness causing more free electron carriers in the channel. The high density of electron in the channel make it easy to accumulate at interface between channel and insulators this led to negative shift of V_{th} . 16 nm TFT has higher free electron than the 4 nm TFT as the thickness a high shift in the threshold (ΔV_{th}). Simulation results indicate the dependency of thickness on NIBS.

Figure IV-25 (a)–(d) shows the simulated transfer characteristics for 4 ,8,12 and 16 nm a-IGZO TFT after PBS (creating more acceptor states).Figure IV-26 shows the extracted output parameters (from the transfer characteristics) after PBS.




Figure IV-25. The simulated transfer characteristics after PBS for: for: a) 4 nm a-IGZO TFT b) 8 nm a-IGZO TFT a) 12 nm a-IGZO TFT d) 16 nm a-IGZO TFT.




Figure IV-26. Effect of PBS (creation of Gaussian acceptor states) for different thickness on extracted output parameters: a) Threshold shift b) Sub-threshold voltage swing

Figure IV-25 (a)–(c) show variations in the I_{DS} - V_{GS} characteristics of the 4 ,8,12 and 16 nm devices with the evolution of Gaussian acceptor states. We found that an increasing Gaussian acceptor states can cause a positive shift in TFT transfer characteristic. The 4nm TFT show less move to positive compared with 16 nm. Acceptors states affected on I_{on} value that is clear at 16nm TFT. 4 nm TFT show more stability and more appropriate for TFT application.

The extracted parameters after PBS induces a positive shift in V_{th} and increases SS in all different thickness. The 4 nm a-IGZO TFT shows a higher stability compared to other thickness. The increase of the channel thickness leads to an increase in the free electron concentration. The high electron concentration increases the probability of the trapping rate and hence induces a higher positive shift in the thicker TFT. On other hand the acceptor states trap more free electron which make TFT requires a more positive gate voltage to switch ON. The PBS show decency with thickness.

Similar results were reported previously for an HfInZnO-TFTs [58], a-IGZO TFT [34]. The simulation of NBIS and PBS agreed very well with what have been reported for solution-processed ultrathin a-IGZO TFT in [59].wh Choi, C., Baek, ere Choi, C., Baek et all found that the thinner 4 nm show high stability compared with thicker 16 nm TFT.

IV.6 Deposition a-IGZO thin films by sol gel method




Figure IV-27 Transmittance spectra of a-IGZO film

The IGZO films were deposited on a glass substrate (commercial glass). A measurement of the original substrate transmittance was obtained using an ultraviolet–visible (UV–Vis) spectrophotometer (Thermofisher Evolution 220). The prepared films had high average transmittance values (over 90%) in the visible region, as shown in Figure IV-27.




Figure IV-28 XRD patterns of a-IGZO thin films

Figure IV-28 shows XRD patterns of IGZO thin films annealed at 350°C. These diffraction patterns were examined using a thin film X-ray diffractometer using CuK α radiation (λ =1.5406 Å) with a glancing incident angle of 0.8. No observable diffraction peaks were detected from these thin films. However, showed a weak and broad diffraction signal in the 2 θ range of 17–25. Such a feature indicated that the structure of annealed thin films was amorphous phase.

IV.7 References

- K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Roomtemperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors.," *Nature*, vol. 432, no. 7016, pp. 488–492, 2004.
- [2] T. Kamiya, K. Nomura, and H. Hosono, "Present status of amorphous In–Ga–Zn–O thinfilm transistors," *Sci. Technol. Adv. Mater.*, vol. 11, no. 4, p. 044305, 2010.
- [3] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, vol. 3. 2006.
- [4] a M. Meftah, a F. Meftah, F. Hiouani, and a Merazga, "Numerical simulation of the defect density influence on the steady state response of a silicon-based p-i-n cell," *J. Phys. Condens. Matter*, vol. 16, no. 12, pp. 2003–2016, 2004.
- [5] T. C. Fung *et al.*, "Two-dimensional numerical simulation of radio frequency sputter amorphous In-Ga-Zn-O thin-film transistors," *J. Appl. Phys.*, vol. 106, no. 8, pp. 1–10, 2009.
- [6] K. Nomura *et al.*, "Subgap states in transparent amorphous oxide semiconductor, In-Ga-Zn-O, observed by bulk sensitive x-ray photoelectron spectroscopy," *Appl. Phys. Lett.*, vol. 92, no. 20, pp. 2–5, 2008.
- [7] K. Nomura, T. Kamiya, E. Ikenaga, H. Yanagi, K. Kobayashi, and H. Hosono, "Depth analysis of subgap electronic states in amorphous oxide semiconductor, a-In-Ga-Zn-O, studied by hard x-ray photoelectron spectroscopy," in *Journal of Applied Physics*, 2011, vol. 109, no. 7.
- [8] W. T. Chen *et al.*, "Oxygen-dependent instability and annealing/passivation effects in amorphous In-Ga-Zn-O thin-film transistors," *IEEE Electron Device Lett.*, vol. 32, no. 11, pp. 1552–1554, 2011.
- [9] K. Nomura, T. Kamiya, and H. Hosono, "Effects of Diffusion of Hydrogen and Oxygen on Electrical Properties of Amorphous Oxide Semiconductor, In-Ga-Zn-O," ECS J. Solid State Sci. Technol., vol. 2, no. 1, pp. P5–P8, 2013.
- [10] A. Hino, S. Morita, S. Yasuno, T. Kishi, K. Hayashi, and T. Kugimiya, "Effect of H and

OH desorption and diffusion on electronic structure in amorphous In-Ga-Zn-O metaloxide-semiconductor diodes with various gate insulators," *J. Appl. Phys.*, vol. 112, no. 11, 2012.

- [11] S. Sallis *et al.*, "Origin of deep subgap states in amorphous indium gallium zinc oxide: Chemically disordered coordination of oxygen," *Appl. Phys. Lett.*, vol. 104, no. 23, pp. 102–105, 2014.
- [12] R. N. Hall, "Electron-Hole Recombination in Germanium," *Phys. Rev.*, vol. 87, no. 2, p. 387, Jul. 1952.
- [13] W. Shockley and W. T. Read, "Statistics of the Recombinations of Holes and Electrons," *Phys. Rev.*, vol. 87, no. 5, pp. 835–842, Sep. 1952.
- [14] M. Adaika, A. Meftah, N. Sengouga, and M. Henini, "Numerical simulation of bias and photo stress on indium–gallium–zinc-oxide thin film transistors," *Vacuum*, vol. 120, pp. 59–67, 2015.
- [15] I. Silvaco, Atlas User's Manual DEVICE SIMULATION SOFTWARE, no. 408. 2013.
- [16] E. C. S. Transactions and T. E. Society, "Roles of Hydrogen in Amorphous Oxide Semiconductor T. Kamiya," vol. 54, no. 1, pp. 103–113, 2013.
- [17] T. Kamiya, K. Nomura, and H. Hosono, "Origins of High Mobility and Low Operation Voltage of Amorphous Oxide TFTs: Electronic Structure, Electron Transport, Defects and Doping*," J. Disp. Technol., vol. 5, no. 7, pp. 273–288, 2009.
- T. Orui *et al.*, "Charge Compensation by Excess Oxygen in Amorphous In–Ga–Zn–O Films Deposited by Pulsed Laser Deposition," *J. Disp. Technol.*, vol. 11, no. 6, pp. 518–522, 2015.
- [19] Y. Kang *et al.*, "Hydrogen Bistability as the Origin of Photo-Bias-Thermal Instabilities in Amorphous Oxide Semiconductors," *Adv. Electron. Mater.*, vol. 1, no. 7, pp. 1–13, 2015.
- [20] H. Tang *et al.*, "Effects of residual hydrogen in sputtering atmosphere on structures and properties of amorphous In-Ga-Zn-O thin films," *J. Appl. Phys.*, vol. 118, no. 20, 2015.

- [21] K. Yamada, K. Nomura, K. Abe, S. Takeda, and H. Hosono, "Examination of the ambient effects on the stability of amorphous indium-gallium-zinc oxide thin film transistors using a laser-glass-sealing technology," *Appl. Phys. Lett.*, vol. 105, no. 13, pp. 2012–2016, 2014.
- [22] B. K. Sharma and J.-H. Ahn, "Instability in an amorphous In–Ga–Zn–O field effect transistor upon water exposure," J. Phys. D. Appl. Phys., vol. 49, no. 5, p. 055102, 2016.
- [23] H. Jeon *et al.*, "A study on the microstructural and chemical evolution of In-Ga-Zn-O solgel films and the effects on the electrical properties," *Thin Solid Films*, vol. 540, pp. 31– 35, 2013.
- [24] C. H. Woo, Y. Y. Kim, B. H. Kong, and H. K. Cho, "Effects of the thickness of the channel layer on the device performance of InGaZnO thin-film-transistors," *Surf. Coatings Technol.*, vol. 205, pp. S168–S171, 2010.
- [25] C. R. Kagan and P. Andry, "Thin-film transistors," World Wide Web Internet Web Inf. Syst., 2003.
- [26] C. Y. Koo *et al.*, "Sol-gel derived Ga-Ln-Zn-O semiconductor layers for solutionprocessed thin-film transistors," *J. Korean Phys. Soc.*, vol. 53, no. 1, pp. 218–222, 2008.
- [27] G. H. Kim, H. S. Kim, H. S. Shin, B. Du Ahn, K. H. Kim, and H. J. Kim, "Inkjet-printed InGaZnO thin film transistor," *Thin Solid Films*, vol. 517, no. 14, pp. 4007–4010, 2009.
- [28] C. Y. Tsay and T. Y. Yan, "Solution processed amorphous InGaZnO semiconductor thin films and transistors," *J. Phys. Chem. Solids*, vol. 75, no. 1, pp. 142–147, 2014.
- [29] J. H. J. K. Jeong, H. Won Yang, J. H. J. K. Jeong, Y. G. Mo, and H. D. Kim, "Origin of threshold voltage instability in indium-gallium-zinc oxide thin film transistors," *Appl. Phys. Lett.*, vol. 93, no. 12, pp. 10–13, 2008.
- [30] K. Domen, T. Miyase, K. Abe, H. Hosono, and T. Kamiya, "Positive-Bias Stress Test on Amorphous In–Ga–Zn–O Thin Film Transistor: Annealing-Temperature Dependence," J. Disp. Technol., vol. 10, no. 11, pp. 975–978, 2014.
- [31] K. A. Kim, M. J. Park, W. H. Lee, and S. M. Yoon, "Characterization of negative bias-

illumination-stress stability for transparent top-gate In-Ga-Zn-O thin-film transistors with variations in the incorporated oxygen content," *J. Appl. Phys.*, vol. 118, no. 23, 2015.

- [32] E. Lee, M. D. H. Chowdhury, M. S. Park, and J. Jang, "Effect of top gate bias on photocurrent and negative bias illumination stress instability in dual gate amorphous indium-gallium-zinc oxide thin-film transistor," *Appl. Phys. Lett.*, vol. 107, no. 23, 2015.
- [33] S. Heo *et al.*, "Origin of positive Vth shift and mobility effects in amorphous GaInZnO thin fi lms," *Thin Solid Films*, vol. 616, pp. 456–460, 2016.
- [34] E. N. Cho, J. H. Kang, and I. Yun, "Effects of channel thickness variation on bias stress instability of InGaZnO thin-film transistors," *Microelectron. Reliab.*, vol. 51, no. 9–11, pp. 1792–1795, 2011.
- [35] J. S. Park, J. K. Jeong, Y. G. Mo, H. D. Kim, and S. Il Kim, "Improvements in the device characteristics of amorphous indium gallium zinc oxide thin-film transistors by Ar plasma treatment," *Appl. Phys. Lett.*, vol. 90, no. 26, pp. 2012–2015, 2007.
- [36] Y. S. Chun, S. Chang, and S. Y. Lee, "Effects of gate insulators on the performance of a-IGZO TFT fabricated at room-temperature," *Microelectron. Eng.*, vol. 88, no. 7, pp. 1590–1593, 2011.
- [37] J. C. Park, H.-N. Lee, and J. Chul, "Dry etch damage and recovery of gallium indium zinc oxide thin-film transistors with etch-back structures," *Displays*, vol. 33, no. 3, pp. 133– 135, 2012.
- [38] S. Walther, S. Polster, B. Meyer, M. P. M. Jank, H. Ryssel, and L. Frey, "Properties of SiO2 and Si3N4 as gate dielectrics for printed ZnO transistors," *J. Vac. Sci. Technol. B Microelectron. Nanom. Struct.*, vol. 29, no. 1, p. 01A601, 2011.
- [39] S. M. Jejurikar, M. M. De Souza, and K. P. Adhi, "Understanding the role of the insulator in the performance of ZnO TFTs," *Thin Solid Films*, vol. 518, no. 4, pp. 1177–1179, 2009.
- [40] E. Kim *et al.*, "Influence of the charge trap density distribution in a gate insulator on the positive-bias stress instability of amorphous indium-gallium-zinc oxide thin-film transistors," *Appl. Phys. Lett.*, vol. 108, no. 18, pp. 1–6, 2016.

- [41] Z. Sisman, S. Bolat, and A. K. Okyay, "Atomic Layer Deposition for Vertically Integrated ZnO Thin Film Transistors: Toward 3D High Packing Density Thin Film Electronics," *Phys. status solidi c*, vol. 14, no. 9, p. 1700128, 2017.
- [42] L. Yuan, X. Zou, G. Fang, J. Wan, H. Zhou, and X. Zhao, "High-Performance Amorphous Indium Gallium Zinc Oxide Thin-Film Transistors With HfO x N y / HfO 2 / HfO x N y Tristack Gate Dielectrics," *IEEE Electron Device Lett.*, vol. 32, no. 1, pp. 42–44, 2011.
- [43] J. Robertson, "Band offsets of high dielectric constant gate oxides on silicon," J. Non. Cryst. Solids, vol. 303, no. 1, pp. 94–100, 2002.
- [44] F. GERVAIS, "Aluminum Oxide (Al2O3)," in *Handbook of Optical Constants of Solids*,
 E. D. PALIK, Ed. Boston: Academic Press, 1998, pp. 761–775.
- [45] G.-M. Rignanese, X. Gonze, G. Jun, K. Cho, and A. Pasquarello, "First-principles investigation of high-k dielectrics: Comparison between the silicates and oxides of hafnium and zirconium," *Phys. Rev. B*, vol. 69, no. 18, p. 184301, May 2004.
- [46] S. Park, C.-H. Kim, W. Lee, S. Sung, and M. Yoon, "Sol-gel metal oxide dielectrics for all-solution-processed electronics," *Mater. Sci. Eng. R Reports*, vol. 114, pp. 1–22, 2017.
- [47] K. H. Lee *et al.*, "The effect of moisture on the photon-enhanced negative bias thermal instability in Ga-In-Zn-O thin film transistors," *Appl. Phys. Lett.*, vol. 95, no. 23, pp. 2012–2015, 2009.
- [48] K. Dongsik *et al.*, "Effect of the Active Layer Thickness on the Negative Bias Illumination Stress-induced Instability in Amorphous InGaZnO Thin-film Transistors," *J. Korean Phys. Soc.*, vol. 59, no. 21, p. 505, 2011.
- [49] C. E. Kim *et al.*, "Density-of-states modeling of solution-processed InGaZnO thin-film transistors," *IEEE Electron Device Lett.*, vol. 31, no. 10, pp. 1131–1133, 2010.
- [50] J. Lee *et al.*, "The influence of the gate dielectrics on threshold voltage instability in amorphous indium-gallium-zinc oxide thin film transistors," *Appl. Phys. Lett.*, vol. 95, no. 12, pp. 1–4, 2009.
- [51] J. F. Wager, B. Yeh, R. L. Hoffman, and D. A. Keszler, "An amorphous oxide

semiconductor thin-film transistor route to oxide electronics," *Curr. Opin. Solid State Mater. Sci.*, vol. 18, no. 2, pp. 53–61, 2014.

- [52] P. Barquinha, A. Pimentel, A. Marques, L. Pereira, R. Martins, and E. Fortunato,
 "Influence of the semiconductor thickness on the electrical properties of transparent TFTs based on indium zinc oxide," *J. Non. Cryst. Solids*, vol. 352, no. 9-20 SPEC. ISS., pp. 1749–1752, 2006.
- [53] Y. Wang, X. W. Sun, G. K. L. Goh, H. V. Demir, and H. Y. Yu, "Influence of channel layer thickness on the electrical performances of inkjet-printed In-Ga-Zn oxide thin-film transistors," *IEEE Trans. Electron Devices*, vol. 58, no. 2, pp. 480–485, 2011.
- [54] H. Q. Chiang, B. R. McFarlane, D. Hong, R. E. Presley, and J. F. Wager, "Processing effects on the stability of amorphous indium gallium zinc oxide thin-film transistors," J. *Non. Cryst. Solids*, vol. 354, no. 19–25, pp. 2826–2830, 2008.
- [55] S. Y. Lee, D. H. Kim, E. Chong, Y. W. Jeon, and D. H. Kim, "Effect of channel thickness on density of states in amorphous InGaZnO thin film transistor," *Appl. Phys. Lett.*, vol. 98, no. 12, 2011.
- [56] Y. Li *et al.*, "Effect of channel thickness on electrical performance of amorphous IGZO thin-film transistor with atomic layer deposited alumina oxide dielectric," *Curr. Appl. Phys.*, vol. 14, no. 7, pp. 941–955, 2014.
- [57] M. G. Yun, S. H. Kim, C. H. Ahn, S. W. Cho, and H. K. Cho, "Effects of channel thickness on electrical properties and stability of zinc tin oxide thin-film transistors," *J. Phys. D. Appl. Phys.*, vol. 46, no. 47, 2013.
- [58] J. Li, X. W. Ding, J. H. Zhang, H. Zhang, X. Y. Jiang, and Z. L. Zhang, "Improving electrical performance and bias stability of HfInZnO-TFT with optimizing the channel thickness," *AIP Adv.*, vol. 3, no. 10, pp. 1–8, 2013.
- [59] C. Choi, Y. Baek, B. M. Lee, K. H. Kim, and Y. S. Rim, "Enhanced electrical stability of nitrate ligand-based hexaaqua complexes solution-processed ultrathin a-IGZO transistors," *J. Phys. D. Appl. Phys.*, vol. 50, no. 48, 2017.

- [60] H.-H. Hsieh, T. Kamiya, K. Nomura, H. Hosono, and C.-C. Wu, "Modeling of amorphous InGaZnO4 thin film transistors and their subgap density of states," *Appl. Phys. Lett.*, vol. 92, no. 13, p. 133503, 2008.
- [61] J. Jeong and Y. Hong, "Debye length and active layer thickness-dependent performance variations of amorphous oxide-based TFTs," *IEEE Trans. Electron Devices*, vol. 59, no. 3, pp. 710–714, 2012.
- [62] Y. Ueoka *et al.*, "Density of States in Amorphous In-Ga-Zn-O Thin-Film Transistor under Negative Bias Illumination Stress," *ECS J. Solid State Sci. Technol.*, vol. 3, no. 9, pp. Q3001–Q3004, 2014.
- [63] H. Oh, S. M. Yoon, M. K. Ryu, C. S. Hwang, S. Yang, and S. H. K. Park, "Photonaccelerated negative bias instability involving subgap states creation in amorphous In-Ga-Zn-O thin film transistor," *Appl. Phys. Lett.*, vol. 97, no. 18, 2010.
- [64] Y. S. Rim, H. Chen, T. Bin Song, S. H. Bae, and Y. Yang, "Hexaaqua Metal Complexes for Low-Temperature Formation of Fully Metal Oxide Thin-Film Transistors," *Chem. Mater.*, vol. 27, no. 16, pp. 5808–5812, 2015.

Conclusion

This thesis is a simulation work to elucidate some effects in a-IGZO TFTs. Three main parts are undertaken: the effect of defects due to Hydrogen is studied, the gate type and the channel thickness contributions to the TFT stability.

An extensive work was carried out to elucidate the effect of near valance band defects on the performance of an a-IGZO TFT. Several possibilities were explored. It was found that donor defects near the valance band did not show any effect on the TFT performance. However, the degradation of the mobility contributes to the degradation in the TFT performance. Acceptor defects states on the other hand degrade the threshold voltage by shifting its value to larger positive voltages. A Gaussian acceptor near the valance band has an effect and it is comparable to experimental measurements. It was concluded hydrogen and oxygen disorder are not responsible for donor defects creation near the valance band but deep acceptor defects having Gaussian distribution in a-IGZO. The near valance defect study might be helpful for a better understanding of the device stability and thus gives a hint for typical a-IGZO semiconductor device improvement.

The performance and stability of a-IGZO TFTs with SiO₂, Si₃N₄, Al₂O₃ and HfO₂ as the gate dielectrics have been investigated and compared. The simulation results have shown a superior performance achieved for a-IGZO TFTs with the HfO₂ dielectric, such as small threshold voltage, improved subthreshold swing, increased mobility and I_{on} current. The HfO₂ insulator achieved a high term of stability compared with SiO₂, Si₃N₄ and Al₂O₃ while the instability of a-IGZO independent on the gate insulator material. SiO₂, Si₃N₄, Al₂O₃ and HfO₂ as the gate insulators show degradation with increasing of the donor Gaussian density of states. The proper choice of the gate dielectric can provide better device reliability in oxide TFTs. Therefore, the optimization of gate dielectrics materials will be helpful in reducing the instability.

Finally, the channel thickness effect on the performance of a-IGZO TFTs was investigated by comparing simulation to measurements provided by a collaboration with a South Korean University. The 4 nm-channel-IGZO TFT revealed a superior performance compared to the its 16 nm counterpart. The 4 nm-thick, or ultrathin a-IGZO TFT; exhibited a higher saturation mobility, low threshold voltage, a small value of SS, a high on/off current ratio. The 4 nm-thick a-IGZO TFT also showed superior operating stability during NBS and PBS tests. Our results based on simulation were successfully used for explaining the measured (experimentally observed) performance of the TFT. Also; based on our simulation results we concluded that reducing in thickness increase the performance of a-IGZO TFT. The thickness optimization is a key factor for optoelectronics and display devices application.

Appendix: Publications and Conferences

Publication

M. Labed, N. Sengouga, K. H. Kim, Y. S. Rim, *Phys. status solidi*, **2019**, DOI:10.1002/pssa.201800987.

M. Labed, N. Sengouga, A. Meftah, *Mater. Res. Express*, **2019**, DOI:10.1088/2053-1591/ab11a5.

M. Labed, N. Sengouga, J. Comput. Electron., 2019, DOI:10.1007/s10825-019-01316-4.

Conferences

NANO FOR NEXT GENERATION, Firat university-2015-Elazig

SCIENCE AND APPLICATION THIN FILMS-Izmir institute of Technology -2016-Izmir

SUSTAINABLE ENERGY AND ENVIRONMENTAL PROTECTION -University of manbor 2017-SLOVENIA

Thin-Film Transistors



Numerical Simulation on Thickness Dependency and Bias Stress Test of Ultrathin IGZO Thin-Film Transistors Via a Solution Process

Mohamed Labed,* Nouredine Sengouga,* Kyung Hwan Kim,* and You Seung Rim*

The authors report the effect of ultra-thin channel layer thickness on the performance of an amorphous InGaZnO (a-IGZO) thin-film transistor (TFT). Numerical simulation is used to investigate the thickness effect on the a-IGZO TFT output parameters. The simulation results are compared to measurements of the stability of nitrate ligand-based hexaaqua complexes solution-processed ultrathin a-IGZO transistors a-IGZO. This TFT is also tested under negative illumination bias stress (NIBS) and positive bias stress (PBS). The thinner channel layer is found to have a better performance than the thicker channel layer. The 4 nm-thick, ultra-thin a-IGZO TFT exhibits high saturation mobility (7.56 cm² V⁻¹ s⁻¹), low threshold voltage (2.73 V), a small value of sub threshold swing (0.22 V dec⁻¹), and a high on/off ratio (1.77 × 10⁸). It is also noticed that the threshold voltage (V_{th}) shifts negatively as the thickness increases. The 4 nm long channel TFT shows more stability under NIBS and PBS while 16 nm have a strong degradation under NIBS and PBS.

1. Introduction

Thin films based on amorphous oxide semiconductor (AOS) like amorphous InGaZnO has received much attention in recent years due to high optical transmittance,^[1] high mobility,^[2] low cost,^[3] chemical stability,^[4] easy deposition for large area, and compatible with flexible electronics.^[5,6] AOS replaced the conventional semiconductors such as a-Si, organic semiconductors, and binary oxides like ZnO and In₂O₃, SnO₂.^[7] a-IGZO has many possible uses

M. Labed, Prof. N. Sengouga Laboratory of Metallic and Semiconducting Materials University of Biskra Biskra 07000, Algeria E-mail: m.labed@univ-biskra.dz; n.sengouga@univ-biskra.dz Prof. K. H. Kim Department of Electrical Engineering Gachon University Seongnam 461-701, Republic of Korea E-mai: khkim@gachon.ac.kr Prof. Y. S. Rim

School of Intelligent Mechatronics Engineering Sejong University Seoul 05006, Republic of Korea E-mal: youseung@sejong.ac.kr

The ORCID identification number(s) for the author(s) of this article can be found under https://doi.org/10.1002/pssa.201800987.

DOI: 10.1002/pssa.201800987

1800987 (1 of 7)

136

© 2019 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim

in optoelectronics such as light emitting diode,^[8] solar cells,^[9] and thin films transistors (TFT).[10,11] TFTs based on a-IGZO show high mobility with the low threshold voltage (Vth), low subthreshold (SS), high mobility, and stable amorphous structure. Because heavy metal indium cations share electrons in 5 s orbital and acts as electron pathways which contributes to an increased carrier mobility of a-IGZO.[12,13] Gallium ions form strong chemical bound with oxygen ions which is important to obtain stable AOSs and TFT.^[14] However, the biggest hurdle in commercialization a-IGZO TFT-based electronics is their stability against negative illumination bias,[15] positive bias,^[16] temperature,^[17] and the presence of ambient gas.^[18]

There have been several recent studies aiming to increase the stability of a-IGZO TFT or understanding the origin of its degradation. Some work showed that thick-

ness of the a-IGZO channel is an important factor to consider for device optimization since it has a relation with the TFT performance.^[19–22] It has been observed that the a-IGZO TFT stability improved with increasing channel thickness.^[23–25] By contrast other work showed that a decrease in the TFT channel thickness enhanced its stability.^[26–28] Therefore, it seems that the experimental investigation of the effect of thickness on the stability is not conclusive due to many factors: in case of contamination issues during the TFT fabrication, density of defects in the channel films, morphology of these films, or absorption of ambient gas during or after fabrication. Using numerical simulation can be more precise to clarify the channel thickness effect on a-IGZO TFTs and reveal how each factor is causing the a-IGZO TFT.

In this work, numerical simulation by ATLAS 2-D device simulator is used to investigate the channel thickness effect on the performance of ultra-thin film transistors. Its stability after negative illumination bias and positive bias stresses was also examined.

2. 2D Numerical Simulation

The ATLAS 2-D device simulator could manipulate each factor in the semiconductor material and understand the impact of any factors on the output characteristics. The inverted-staggered a-IGZO TFT structure used for numerical simulation is shown in Figure 1 and it is the same as in ref. [28]. The structure consists of a

Phys. Status Solidi A 2019, 1800987



Simulation of the influence of the gate dielectric on amorphous indium-gallium-zinc oxide thin-film transistor reliability

Mohamed Labed¹ · Nouredine Sengouga¹

© Springer Science+Business Media, LLC, part of Springer Nature 2019

Abstract

Indium-gallium-zinc oxide (IGZO) thin films have attracted significant attention for application in thin-film transistors (TFTs) due to their specific characteristics, such as high mobility and transparency. The performance of a-IGZO TFTs with four different insulators (SiO₂ Si₃N₄, Al₂O₃ and HfO₂) is examined using a numerical simulator (Silvaco Atlas). It is found that the output performance is significantly enhanced with high relative permittivity of the insulator. HfO₂ gives the best performance: lower threshold voltage 0.23 V and subthreshold 0.09 V dec⁻¹, higher field-effect mobility 13.73 cm² s⁻¹ V⁻¹ and on current (I_{on}) and I_{on}/I_{off} ratio 2.81 × 10⁻⁶ A, 5.06 × 10¹², respectively. Therefore, HfO₂ gate showed high stability compared with other gate insulator materials.

Keywords a-IGZO · TFT · Simulation · Insulators · Stability

1 Introduction

Transparent amorphous oxide semiconductors (TAOS) have attracted more attention compared to conventional transparent oxide semiconductor (TOS) such as zinc oxide (ZnO), indium oxide (In2O3) and indium-doped zinc oxide (IZO). Amorphous indium-gallium-zinc oxide (a-IGZO) is the most promising TAOS due to several good properties such as higher mobility, larger band gap, better transparency and room temperature deposition. a-IGZO has a wide application, especially in thin-film transistors (TFT). TFT based on a-IGZO replaced the conventional TFTs based on amorphous silicon (a-Si), zinc oxide (ZnO) or organic semiconductors (OSC) [1, 2]. Enhancing the performance of a-IGZO was the objective of several groups [3-5]. The instability of a-IGZO TFTs following a stress by bias, light, temperature or mechanical is a serious drawback and a sensitive issue in application and industry. Also, a considerable work is ongoing to understand the reasons for this instability following a negative bias illumination stress [6, 7] or a positive bias stress [8, 9]. Several ways are implemented in order to reduce the impact of this instability such as finding

Nouredine Sengouga n.sangouga@univ-biskra.dz

Published online: 23 February 2019

an optimal structure [10], using a passivation layer [11], physical and chemical treatments after deposition [3] and finding an optimal insulator of the gate from the channel of the a-IGZO TFT [12]. Various gate insulators, such as silicon dioxide (SiO_2) [13], silicon nitride (Si_3N_4) [14, 15], aluminum oxide (Al_2O_3) [16, 17] and hafnium oxide (HfO_2) [12, 18], have been investigated for use in TFTs.

In this paper, numerical simulation is used to understand the effect of the insulator type on the operation of a-IGZO TFT and the threshold (Vth) instability. The insulators compared are SiO₂, Si₃N₄, Al₂O₃ and HfO₂. The other parameters evaluated are: on-current (Ion), field-effect mobility $(\mu_{\rm FE})$, threshold voltage $(V_{\rm th})$, subthreshold swing (SS), on-to-off current ratio (I_{on}/I_{off}) and threshold shift (ΔV_{th}) . The numerical simulation is carried out using TCAD of SILVACO-ATLAS software which is a very powerful tool to simulate and study electronic devices. TCAD permits to vary many parameters which model the experimentally observed phenomenon. The numerical study explains the effect of insulators separately from the contribution of other parameters such as interface states between the semiconductor and the insulator or the fixed charge in insulator material. This separation is not achievable in experimental work. Furthermore, numerical simulation decreases the cost and time required by measurement and it is obvious that a rigorous study of insulators and instability effects is very difficult to be achieved experimentally .

Springer

¹ Laboratory of Metallic and Semiconducting Materials, University of Biskra, BP 145 RP, 07000 Biskra, Algeria

Materials Research Express

PAPER

RECEIVED 8 January 2019 REVISED 5 March 2019 ACCEPTED FOR PUBLICATION 20 March 2019 PUBLISHED 5 April 2019

CrossMark

Simulation of the effect of deep defects created by hydrogen on the performance of amorphous indium gallium zinc oxide thin film transistor (a-IGZO TFT)

M Labed, N Sengouga 6 and Af Meftah

Laboratory of Metallic and Semiconducting Materials, University of Biskra, 07000, Biskra, Algeria E-mail: n.sengouga@univ-biskra.dz

Keywords: a-IGZO, TFT, simulation, defects, degradation, hydrogen

Abstract

Amorphous indium gallium zinc oxide (a-IGZO) are promising for developing thin film transistors (TFTs) because of their large electron mobility, small threshold voltage (V_{th}), and low temperature fabrication process. In this study, we have investigated the effect of near valance band defects on the output parameters of a-IGZO TFTs by using two-dimensional TCAD numerical simulation. It was found that donor defects near the valance band have no effect. The degradation of the mobility also causes degradation in the TFT performance. Acceptor defects states near valance band is the reason of positive V_{th} shift. It is therefore concluded that near valance band defects are not donor defects but acceptor defects with a Gaussian distribution which can also degrade the mobility.

1. Introduction

Amorphous oxide semiconductors (AOSs) such as amorphous In-Ga-Zn-O (a-IGZO) are promising for developing thin film transistors (TFTs) because of their large electron mobilities, small threshold voltage, and low temperature fabrication process. a-IGZO TFTs are expected to be used in high-resolution active-matrix organic light-emitting diode displays (AMOLEDs) and liquid crystal displays (AMLCD) [1, 2]. The stability of a-IGZO TFTs, defined by the threshold voltage shift (ΔV_{th}), is a crucial issue for its practical applications. There is an intense ongoing research work investigating possible causes of the threshold voltage shift (ΔV_{th}). One of such possible causes is oxygen vacancies near the conduction band minimum (CBM) states [3-5]. The oxygen vacancies are the reason for negative Vth shift. The presence of hydrogen creates defect states near the valance band maximum (VBM) [6, 7]. The oxygen disorder is origin of deep defects states [8]. The high density subgap defects in a very deep energy region just above the valance band maximum (near-VBM states) may be another cause of the instability. However, it is not yet known what kind of influence defect near VBM states have on the device performance such as threshold voltage shift. In this work a detailed numerical simulation is carried out to understand the effect of defects near VBM on the a-IGZO TFT performance. In particular each possible defect type, supposed to be created by the presence of hydrogen, is introduced in the a-IGZO channel (channel material of the TFT) and its effect on the electrical TFT characteristics is studied. This is carried out by numerical simulation using ATLAS software which is a very powerful tool to simulate and study many electronic devices. The software allows the variation of many parameters in order to model or to reproduce the experimentally observed phenomenon. Furthermore, numerical simulation decreases the cost and time required by measurement and it is obvious that a careful study of defect effects is very difficult to be achieved experimentally.

2.2D Numerical simulation

A 2D inverted-staggered a-IGZO TFT structure was defined in this work which is shown in figure 1. It consists of an a-IGZO active layer (20 nm thick), an SiO₂ insulator layer (100 nm thick) and a silicon wafer substrate (n^{++})

^{© 2019} IOP Publishing Ltd

FIR4A DZ IVA · 1975 · Drof. Dr. Hatbeddin DEMILD SQ NANOSCIENCE & NANOTECHNOLOGY FOR NEXT GENE Presented by M. LABED, F. S.R.R.I. S.F. METTAR. N. GENGOUSS . S.M. METTAR in Honorary President Optical characterization of a SGHO thin film for Schooo Allas simulation of an a SGHO thin film transister Nanosciences Nanotechnology For Next Generation. NEUREDINE SENGOUGA NanoNG B Participation Certificate Thanks for your participation in the ICTOBER 29 - 31,2015 ANITAI Drof Dr. Jahrettin WWWWWWWW CONFERENCE

Science and Applications of Thin Films, Conference & Exhibition (SATF 2016) Izmir Institute of Technology, Izmir, Turkey, September 19-23, 2016

Effect of Hydrogen on the Performance of amorphous Indium gallium Zinc Oxide (a-IGZO) Thin Film Transistors

M. Labeda , N. Sengouga and Af Meftaha.

^e Laboratoryof Metallic and Semiconducting Materials, Université de Biskra, 07000, Biskra, Algeria

> Corresponding author E-mail address: af_mef@yahoo.fr Phone: +213-33-543199, Fax: +213-33-543199

[keywords] a-IGZO, TFT, Hydrogen.

Amorphous In-Ga-Zn-O (a-IGZO) are promising for developing thin films transistors (TFTs) because of their large electron mobilities, small subthreshold voltage swing, and low temperature fabrication process. a-IGZO TFTs are largely used in high-resolution active-matrix organic light-emitting diode displays (AMOLEDs) and liquid crystal displays (AMLCD) [1,2]. The impurity hydrogen in gallium-indium-zinc oxide a-IGZO create deep defect near valance band minimum (VBM) which may cause instability. In this study we have investigated the effect of hydrogen on output parameter a-IGZO TFTs by two-dimensional numerical simulation (Silvaco). Our results indicates that the standard model does not reproduce measurements [3]. We therefore adopted the well known defect pool model for amorphous silicon to a-IGZO which gave much better results. The threshold Voltage (Vth) increase with increasing of Hydrogen and states near VBM concentration.

References

[1] Nomura, K. et al. Nature 432, 488 (2004).

[2] Kamiya, T., Nomura, K. & Hosono, H. Sci. Technol. Adv. Mater. 11, 044305 (2010).
 [3] H. Tanget al, J. Appl. Phys. 118, 205703 (2015).

43

CT15



Effect of Insulators on the a-IGZO TFT Performance

MOHAMED LABED, NOUREDINE SENGOUGA & SLIMANE CHALA

Abstract Indium Gallium Zinc Oxide (IGZO) thin films have attracted significant attention for application in thin-film transistors (TFTs) due to their specific characteristics, such as high mobility and transparency. The performance a-IGZO thin film transistors (TFTs) with four different insulators (SiO2 Si3N4, Al2O3 and HfO2) are examined by using numerical simulation. It is found that the output performance is significantly enhanced with high relative permittivity of the insulator. The HfO2 gate insulator gives the best performance: lower threshold voltage and subthreshold, and higher field effect mobility, on current and Ion/Ioff ratio.

Keywords: • a-IGZO • TFT • Simulation • Insulators • Stability.•

https://doi.org/10.18690/978-961-286-058-5.21 © 2017 University of Maribor Press Available at: http://press.um.si.

CORRESPONDENCE ADDRESS: Mohamed Labed, Ph.D. student, University of Biskra, Physics Department, Laboratory of Metallic and Semiconducting Materials, BP 145 RP, 07000 Biskra, Algeria, e-mail: m.labed@univ-biskra.dz. Nouredine Sengouga, Ph.D., Professor, University of Biskra, Physics Department, Laboratory of Metallic and Semiconducting Materials, BP 145 RP, 07000 Biskra, Algeria, e-mail: n.sengouga@univ-biskra.dz. Slimane Chala, Ph.D. Student, University of Biskra, Physics Department, Laboratory of Metallic and Semiconducting Materials, BP 145 RP, 07000 Biskra, Algeria, e-mail: n.sengouga@univ-biskra.dz. Slimane Chala, Ph.D. Student, University of Biskra, Physics Department, Laboratory of Metallic and Semiconducting Materials, BP 145 RP, 07000 Biskra, Algeria, e-mails: chala_slimane@yahoo.com.

ISBN 978-961-286-058-5